Latches and Flip-flops

Save this PDF as:

Size: px
Start display at page:

Transcription

1 Latches and Flip-flops Latches and flip-flops are circuits with memory function. They are part of the computer's memory and processor s registers. SR latch is basically the computer memory cell Q=1 Q=0

2 SR latch with two NOR-gates If S = 1 and R = 0 it causes the upper gate to "0". The lower gate inputs then becomes 00 and it s output Q = 1. Since the upper gate now get "1" from both inputs, it now does not matter if S = 0. Q remains locked to output "1". If R = 1 and S = 0 it causes the lower gate to "0". Output is Q = 0. The upper gate inputs becomes 00 giving "1" at it s output and "1" at the input of the lower gate. Since the lower gate now get "1" from both inputs, it now does not matter if R = 0. Q remains unlocked to "0". Q=1 Q=0

3 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

4 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

5 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

6 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

7 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

8 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

9 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

10 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?)

11 Ex 9.1 Complete the timing diagram for the output signals Q and Q. The distance between the pulses is much longer than the gate delay. (Hint, what is the locking input signal for NOR gates?) For S = 1 and R = 1 the latch does not work, the outputs will then not be each others inverses, but both will be 0.

12 SR-latch characteristic table same forbidden A short "pulse" S = 1 "sets" the latch circuit and a short "pulse" R = 1 "resets" it. As long as the S = 0 and R = 0, the latch retains its value In the characteristic table the input combination S = 1 and R = 1 is forbidden!. For this combination would both gates outputs become "0" at the same time. For the other input combinations it applies that the outputs are each other's inverses. If you want to guarantee that the "other" output is always inverted, you have to "ban" the forbidden input signal combination.

13 Edge triggered Flip-flop In digital technology there is a distinction between simple latches and clocked flip-flops.? The limitation of the simple latch is that one can not enter a new value to the input while reading the output. The high speed of electronic circuits has made it necessary to develop more sophisticated circuits. Edge-triggered D flip-flop. D input is the data input, C input is the clock pulse input, hence the designation CP. The control input C has an edge trigger sign, a triangle. When the C input is reached by a positive edge, ie. the short period of time when C goes from "0" to "1", the D-input value is copied to the output Q. The output value is then locked until a new edge of the clock pulse is received.

14 Synchronization with D flip-flops D flip-flop used to synchronize the signal flow between the different parts of the computer. D flip-flops are used to stop the race between signals for the value to become stable. (Compare with the tollbooth that stops the cars).

15 Synchronization with D flip-flops D flip-flop used to synchronize the signal flow between the different parts of the computer. D flip-flops are used to stop the race between signals for the value to become stable. (Compare with the tollbooth that stops the cars).?

16 Synchronization with D flip-flops D flip-flop used to synchronize the signal flow between the different parts of the computer. D flip-flops are used to stop the race between signals for the value to become stable. (Compare with the tollbooth that stops the cars).?!

17 (9.4) Draw output Q in this timing diagram

18 (9.4) Draw output Q in this timing diagram

19 T-function Q T=0 Same T=1 Change, Toggle Q Sometimes this symbol of T-function is used. The T-flip-flop. Q Q

20 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

21 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

22 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

23 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

24 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

25 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

26 Ex 9.3 Draw the timing diagram for the output Q of the D flip-flop.

27 Ex 9.5 JK flip-flop was an older type of "universal flip-flop". Show how it can be used as the T-flip-flop and as D-flip-flop. Characteristic table same toggle

28 Ex 9.5 JK flip-flop can be used as the T flip-flop or D flip-flop. (When flip-flops are connected to each other there are usually the inverted outputs available, you will then not require the inverter to make the JK flip flop to D flip-flop.)

29 Ex 9.6 What is the maximum clock frequency that can be used to the circuit in the figure without the risk of failure? Suppose that t s = 20 ns t h = 5 ns t pd = 30 ns

30 t s = 20 ns t h = 5 ns t pd = 30 ns Ex 9.6

31 Ex 9.6 t s = 20 ns t h = 5 ns t pd = 30 ns T = t pd + t s f = 1 T = t pd 1 + t s = 1 ( ) [ ns] = 20 MHz

32

33 Asynchronous binary counter The figure above shows a binary counter with three flip-flops, the counting cycle has eight states so it is a modulo-8 counter. The counter is built of T-flip-flops, as they all have T = 1 they "toggles" at each clock pulse. The first flip-flop Q 0 "toggles" every clock pulse. The flip-flop Q 1 is clocked by the first flip-flop. It will therefore only "toggle" for every other clock pulse. The third flip-flop Q 2 will "toggle" for every other every other clock pulse. According to the binary table, the counter is counting in binary code. ( Q 2 Q 1 Q 0 : ).

34 Asynchronous counter weakness Asynchronous counter has the simplest possible structure. Since the clock pulses are routed through the flip-flops so they can not change state on exactly the same time. If you read the binary code on the outputs of flip-flops during the transition, then any code can appear for a short time! The flip-flops changes output one after another and you could say that the clock pulse "ripples" through the flip-flops (asynchronous counters are therefore sometimes called ripple counters). This problem has been solved with the synchronous counters.

35 BV 7.5 Given a 100-MHz clock signal, derive a circuit using T flip-flops to generate 50-MHz and 25-MHz clock signals. Draw a timing diagram for all three clock signals, assuming resonable delays.

36 BV 7.5 Given a 100-MHz clock signal, derive a circuit using T flip-flops to generate 50-MHz and 25-MHz clock signals. Draw a timing diagram for all three clock signals, assuming resonable delays.

37 BV 7.5 Given a 100-MHz clock signal, derive a circuit using T flip-flops to generate 50-MHz and 25-MHz clock signals. Draw a timing diagram for all three clock signals, assuming resonable delays. Output signals are delayed, after each stage!

38 Synchronous binary-counter The clock pulses go directly to all the flip-flops and therefore they change state at the same time. What flip-flop to turn on or not is controlled by T-inputs. The first flip-flop has T = 1, and it will toggle on every clock pulse. From the binary table, one can see that a certain flipflop should toggle is when all previous flip-flops outputs "1". toggle when all previous are 1 You get this condition from the AND gates in the so-called Carry-chain and they control the T-inputs. If you want to expand the counter it is done with one flip-flop and one AND gate per stage (bit). Up: Toggle if all previous are 1

39 Synchronous down-counter Carrychain toggle when all previous are 0 Down: Toggle if all previous are 0

40 BV 7.16 Design a three-bit up/down counter using T flip-flops. It should include a control input called UP/Down. If UP/Down = 0, then the circuit should behave as an up-counter. If UP/Down = 1, then the circuit should behave as a down counter.

41 BV 7.16 Up: Toggle if all previous are 1 Down: Toggle if all previous are 0

42 BV 7.16 There is no requirement that the counter will be expanded with more bits. There is no requirement that the counter can be enabled. The circuit can be simplified :

43 BV 7.17 Repeat problem 7.16 using D flip-flops. T:

44 BV 7.17 Repeat problem 7.16 using D flip-flops. T: Q Q

45 BV 7.17 Q Toggle T: Hold/Toggle Q D:

46 In D Q Q 1 Q 2 Q 3 Q 4 D Q D Q D Q Out Clock Q Q Q Q A shift-register with a typical sequence. t 0 In 1 0 (a) Circuit Q 1 Q 2 Q 3 Q 4 = Out t t t t t t t (b) A sample sequence Figure A simple shift register.

47 BV 7.13 A universal shift register can shift in both the left-to-right and right-to-left directions, and it has parallell-load capability. Draw a circuit for such a shift register. This is what a normal right shifting shift register looks like :

48 Mode = 2 Right shift

49 Mode = 1 Left Shift

50 Mode = 0 Parallell Load

51 Mode = 3 Hold

52 Multifunction shiftregister Mode 0 Parallell Load Mode 2 Right Shift Mode 1 Left Shift Mode 3 Hold

53 t su t h Clk D Q Figure 7.9. Setup and hold times.

54 BV 7.24 For the flip-flops in the counter in Figure 7.25, assume that t su = 3 ns, t h = 1ns, and the 2-to-1 multiplexer has the propagation delay equal to 1ns. What is the maximum clock frequency for which the circuit will operate correctly?

55 BV 7.24 The signal starts from flip-flop 0 after t pd and passes through 3 AND-gates, 1 XOR-gate and 1 MUX on its way to flip-flop 3. The D-signal to a flip-flop must be stable t su before the clockedge. The D-signal must continue to be stable during t h. t h T min = t + 3 t + 3 t = = 9 ns f < t pd 1 = T pd min = 9 AND 1 [ ns] + t AND XOR + t = t XOR MUX + t MUX MHz + t SU =

56 Heuristic methods of construction? This time, we have constructed counters and shift registers by being "clever". (Heuristic methods of construction - based on experience) It's not every day one is so slick, so the next exercise is about the systematic design methods that are general and therefore can be used on any sequence circuit problem, and all days. The Moore machine and the Mealy machine.

Counters & Shift Registers Chapter 8 of R.P Jain

Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of Modulo-N ripple counter, Up-Down counter, design of synchronous counters with and without

Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

Module 3: Floyd, Digital Fundamental

Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental

Digital Logic Design Sequential circuits

Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits

DIGITAL SYSTEM DESIGN LAB

EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flip-flops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC

Chapter 8. Sequential Circuits for Registers and Counters

Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State

Lesson 12 Sequential Circuits: Flip-Flops

Lesson 12 Sequential Circuits: Flip-Flops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and

Flip-Flops, Registers, Counters, and a Simple Processor

June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number

CHAPTER 11 LATCHES AND FLIP-FLOPS

CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop

Flip-Flops. Outline: 2. Timing noise

Outline: 2. Timing noise Flip-Flops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. Flip-Flop memory RS-latch example D and JK flip-flops Flip-flops

Counters and Decoders

Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. The length of time the clock is high before changing states is its high

Chapter 5. Flip-Flops, Registers, and Counters

Chapter 5 Flip-Flops, Registers, and Counters Sensor Reset Set Memory element On Off Alarm Figure 5.1. Control of an alarm system. A B Figure 5.2. A simple memory element. Reset Set Figure 5.3. A memory

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage

Asynchronous Counters. Asynchronous Counters

Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter

Basic bistable element. Chapter 6. Latches vs. flip-flops. Flip-flops

Basic bistable element hapter 6 It is a circuit having two stable conditions (states). It can be used to store binary symbols. Flip-Flops and Simple Flip-Flop Applications.. Huang, 24 igital Logic esign

Unit 4 Session - 15 Flip-Flops

Objectives Unit 4 Session - 15 Flip-Flops Usage of D flip-flop IC Show the truth table for the edge-triggered D flip-flop and edge-triggered JK flip-flop Discuss some of the timing problems related to

Figure 2.1(a) Bistable element circuit.

3.1 Bistable Element Let us look at the inverter. If you provide the inverter input with a 1, the inverter will output a 0. If you do not provide the inverter with an input (that is neither a 0 nor a 1),

Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012

Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

Flip-Flops and Sequential Circuit Design

Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

Chapter 14 Sequential logic, Latches and Flip-Flops

Chapter 14 Sequential logic, Latches and Flip-Flops Flops Lesson 2 Sequential logic circuit, Flip Flop and Latch Introduction Ch14L2--"Digital Principles and Design", Raj Kamal, Pearson Education, 2006

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation

ECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo

ECE 223 Digital Circuits and Systems Synchronous Logic M. Sachdev Dept. of Electrical & Computer Engineering University of Waterloo Sequential Circuits Combinational circuits Output = f (present inputs)

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting

Synchronous Sequential Logic. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Synchronous Sequential Logic Logic and Digital System Design - S 33 Erkay Savaş Sabanci University Sequential Logic Digital circuits we have learned, so far, have been combinational no memory, outputs

Module-3 SEQUENTIAL LOGIC CIRCUITS

Module-3 SEQUENTIAL LOGIC CIRCUITS Till now we studied the logic circuits whose outputs at any instant of time depend only on the input signals present at that time are known as combinational circuits.

Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS

Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational

ASYNCHRONOUS COUNTERS

LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding

Asynchronous counters, except for the first block, work independently from a system clock.

Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flip-flops, they can be asynchronous or synchronous and they can

Chapter 5 Latch and flip-flop

257 Chapter 5 Latch and flip-flop «from the ground up I-2013b --- Copyright Daniele Giacomini -- appunti2@gmail.com http://a3.informaticalibera.net 5.1 Propagation delay..................................

Memory Elements. Combinational logic cannot remember

Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic

Karnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.

Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0

Digital Fundamentals

Digital Fundamentals Tenth Edition Floyd hapter 8 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ounting in Binary As you know, the binary count sequence

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

Design of Digital Systems II Sequential Logic Design Principles (1)

Design of Digital Systems II Sequential Logic Design Principles (1) Moslem Amiri, Václav Přenosil Masaryk University Resource: Digital Design: Principles & Practices by John F. Wakerly Introduction Logic

Topic Notes: Sequential Circuits

Computer Science 220 Assembly Language & Comp. Architecture Siena College Fall 2011 opic Notes: Sequential Circuits We have seen many examples of what we can do with combinational logic taking a set of

CS311 Lecture: Sequential Circuits

CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous

Sequential Circuits: Latches & Flip-Flops

ESD I Lecture 3.b Sequential Circuits: Latches & Flip-Flops 1 Outline Memory elements Latch SR latch D latch Flip-Flop SR flip-flop D flip-flop JK flip-flop T flip-flop 2 Introduction A sequential circuit

Contents COUNTER. Unit III- Counters

COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo

Lecture 9: Flip-flops

Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 9: Flip-flops Professor Peter Cheung Department of EEE, Imperial

Tutorial 1: Chapter 1

Tutorial 1: hapter 1 1. Figure 1.1 shows the positive edge triggered D flip flop, determine the output of Q 0, assume output is initially LOW. Figure 1.1 2. For the positive edge-triggered J-K flip-flop

CSE 271 Introduction to Digital Systems Supplementary Reading Some Basic Memory Elements

CE 27 Introduction to igital ystems upplementary eading ome Basic Memory Elements In this supplementary reading, we will show some some basic memory elements. In particular, we will pay attention to their

Chapter 9 Latches, Flip-Flops, and Timers

ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary

7. Sequential Circuits - Combinational vs. Sequential Circuits - 7. Sequential Circuits - State (2) - 7. Sequential Circuits - State (1) -

Sistemas Digitais I LESI - 2º ano Lesson 7 - Sequential Systems Principles Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática - Combinational vs. Sequential Circuits - Logic circuits are

INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

Sequential Logic Design Principles.Latches and Flip-Flops

Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch

Engr354: Digital Logic Circuits

Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

ECE380 Digital Logic

ECE38 igital Logic Flip-Flops, Registers and Counters: Flip-Flops r.. J. Jackson Lecture 25- Flip-flops The gated latch circuits presented are level sensitive and can change states more than once during

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users

Sequential Circuits: Latches & Flip-Flops

Sequential Circuits: Latches & Flip-Flops Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc

Lecture 8: Flip-flops

Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 8: Flip-flops Professor Peter Cheung Department of EEE, Imperial

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline SR Latch D Latch Edge-Triggered D Flip-Flop (FF) S-R Flip-Flop (FF) J-K Flip-Flop (FF) T Flip-Flop

Sequential Circuits. Prof. MacDonald

Sequential Circuits Prof. MacDonald Sequential Element Review l Sequential elements provide memory for circuits heart of a state machine saving current state used to hold or pipe data data registers, shift

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,

Figure 7.1. Control of an alarm system. Figure 7.2. A simple memory element. Figure 7.3. A controlled memory element.

Sensor Set Memory element On Off Alarm A B Figure 7.. Control of an alarm system. Figure 7.2. A simple memory element. Load ata G A B Output Set G2 Figure 7.3. A controlled memory element. Figure 7.4.

Sequential Logic Design

Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.

Lecture-3 MEMORY: Development of Memory:

Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS

CHAPTER IX-1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249-275 FROM MANO AN KIME CHAPTER IX-2 INTROUCTION -INTROUCTION Like combinational building blocks, we can also develop

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count

Master/Slave Flip Flops

Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction

Sequential Logic Latches & Flip-flops

Sequential Logic Latches & Flip-flops Introduction Memory Elements Pulse-Triggered Latch S-R Latch Gated S-R Latch Gated D Latch Edge-Triggered Flip-flops S-R Flip-flop D Flip-flop J-K Flip-flop T Flip-flop

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

3 Flip-Flops Flip-flops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory

An astable multivibrator acts as an oscillator (clock generator) while a monostable multivibrator can be used as a pulse generator.

Concepts In sequential logic, the outputs depend not only on the inputs, but also on the preceding input values... it has memory. Memory can be implemented in 2 ways: Positive feedback or regeneration

Contents. Chapter 6 Latches and Flip-Flops Page 1 of 27

Chapter 6 Latches and Flip-Flops Page 1 of 27 Contents Latches and Flip-Flops...2 6.1 Bistable lement...3 6.2 SR Latch...4 6.3 SR Latch with nable...6 6.4 Latch...7 6.5 Latch with nable...8 6.6 Clock...9

CHAPTER TEN. 10.1 New Truth Table Symbols. 10.1.1 Edges/Transitions. Memory Cells

CHAPTER TEN Memory Cells The previous chapters presented the concepts and tools behind processing binary data. This is only half of the battle though. For example, a logic circuit uses inputs to calculate

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,

Latches and Flip-Flops characterestics & Clock generator circuits

Experiment # 7 Latches and Flip-Flops characterestics & Clock generator circuits OBJECTIVES 1. To be familiarized with D and JK flip-flop ICs and their characteristic tables. 2. Understanding the principles

Master/Slave Flip Flops

MSFF Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch (master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the

Design: a mod-8 Counter

Design: a mod-8 Counter A mod-8 counter stores a integer value, and increments that value (say) on each clock tick, and wraps around to 0 if the previous stored value was 7. So, the stored value follows

Construct a truth table for this circuit. Write Boolean expressions for X and Q.

A olution X Construct a truth table for this circuit. X X Write Boolean expressions for X and. X = (+)'; = (+X)' = ' X' = ' (+) Let = =. Then = (+) = 3 The previous circuit is called an Latch and is usually

Sequential Circuits: Latches and Flip-Flops

Sequential Circuits: Latches and Flip-Flops Sequential circuits Output depends on current input and past sequence of input(s) How can we tell if the input is current or from the past? A clock pulse can

ENGIN 112 Intro to Electrical and Computer Engineering

ENGIN 112 Intro to Electrical and Computer Engineering Lecture 19 Sequential Circuits: Latches Overview Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine

Counters are sequential circuits which "count" through a specific state sequence.

Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:

INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

ENEE 244 (01**). Spring 2006. Homework 5. Due back in class on Friday, April 28.

ENEE 244 (01**). Spring 2006 Homework 5 Due back in class on Friday, April 28. 1. Fill up the function table (truth table) for the following latch. How is this latch related to those described in the lectures

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0

ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Prof. Randy Katz (Unified

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit

Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements

Properties of Flip-Flops

Dr. Anthony D. Johnson sl_dild.fm- Lab Assignment # Properties of Flip-Flops. Objective - gaining a close insight into the functioning and properties of basic static memory circuits, - verifying the superior

Theory of Logic Circuits. Laboratory manual. Exercise 3

Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices

Module 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits

Module 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits Objectives In this lecture you will learn the delays in following circuits Motivation Negative D-Latch S-R Latch

Digital Logic: Boolean Algebra and Gates

Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 CMPE2 Summer 28 Basic Logic Gates CMPE2 Summer 28 Slides by ADB 2 Truth Table The most basic representation of a logic function Lists the output

Lecture 10. Latches and Flip-Flops

Logic Design Lecture. Latches and Flip-Flops Prof. Hyung Chul Park & Seung Eun Lee Sequential Logic Outputs of sequential logic depend on current inputs and prior input values Sequential logic might explicitly

Registers, Counters, and Clock

Registers, Counters, and Clock Z. Jerry Shi Computer Science and Engineering University of Connecticut Thank John Wakerly for providing his slides and figures. Multibit registers 74x175 (4 bits) 8-bit

Latches and Flip-Flops

Latches and Flip-Flops Introduction to sequential logic Latches SR Latch Gated SR Latch Gated Latch Flip-Flops JK Flip-flop Flip-flop T Flip-flop JK Master-Slave Flip-flop Preset and Clear functions 7474

Shift registers. 1.0 Introduction

Shift registers 1.0 Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from

Chapter 3 :: Sequential Logic Design

Chapter 3 :: Sequential Logic Design Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 3- Bistable Circuit Fundamental building block of other state