Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
|
|
|
- Randolf Logan
- 7 years ago
- Views:
Transcription
1 Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann
2 Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users Only 7-5 Microoperations 7-6 Microoperatrions on a Single Register 7-7 Register Cell Design 7-8 Multiplexer and Bus-Based Transfer for Multiple Registers 7-9 Serial Transfer and Microoperations 7- HDL Representation for Shift Registes and Counters VHDL 7- HDL Representation for Shift Registes and Counters Verilog 7-2 Chapter Summary J.J. Shann 7-2
3 Part I: Registers and Counters 7- Registers and Load Enable 7-6 Microoperatrions on a Single Register (Shift registers, Ripple counter, Synchronous binary counters, other counters) Part II: Register Transfers 7-2 Register Transfers 7-3 Register Transfer Operations 7-5 Microoperations 7-7 Register Cell Design 7-6 Microoperatrions on a Single Register (Multiplexer-Based Transfers) 7-8 Multiplexer and Bus-Based Transfer for Multiple Registers 7-9 Serial Transfer and Microoperations 7-2 Chapter Summary J.J. Shann 7-3
4 Part I Registers and Counters J.J. Shann
5 Clocked seq ckt: sync seq ckt consists of a group of flip-flops and combinational gates connected to form a feedback path. Flip-flops + Combinational gates (essential) (optional) Register: consists of a group of flip-flops capable of storing binary information and gates that determine how the information is transferred into the register. Counter: is essentially a register that goes through a predetermined sequence of states. J.J. Shann 7-5
6 Lecture Contents A. Simplest register ( 7-) B. Register with parallel load ( 7-) C. Shift registers ( 7-6) D. Ripple counter ( 7-6) E. Synchronous binary counters ( 7-6) F. Other counters ( 7-6) J.J. Shann 7-6
7 A. Simplest Register ( 7-) Simplest register: consists of only flip-flops w/o any gates. E.g.: a 4-bit register with asynchronous clear input J.J. Shann 7-7
8 B. Register w/ Parallel Load ( 7-) Load Approach : Load control input through the C inputs of the f-fs clock gating Approach 2: Load control input through the D inputs of the f-fs J.J. Shann 7-8
9 Approach : Load control input through the C inputs of the f-fs clock gating prevent the clock from reaching the clock input to the ckt if the contents of the reg are to be left unchanged C inputs = Load + Clock * Inserting gates in the clock pulse path produces different propagation delays b/t clock and the inputs of f-fs w/ and w/o clock gating. clock skew J.J. Shann 7-9
10 Approach 2: Load control input through the D inputs of the f-fs D i = Load I i + Load i (Load) E.g.: 4-bit register w/ parallel load J.J. Shann 7-
11 C. Shift Registers ( 7-6) Shift register: a register capable of shifting its binary information in one or both direction Simplest shift register: unidirectional J.J. Shann 7-
12 Shift Register w/ Parallel Load Shift register w/ parallel load: Functional table: D i = Shift Load i + Shift Load Ii + Shift i Clock J.J. Shann 7-2
13 E.g.: 4-bit shift register w/ parallel load D i = Shift Load + Shift Load + Shift i i I i J.J. Shann 7-3
14 Bidirectional Shift Register Bidirectional shift register direction = shl = shr direction SI of shr SO of shl CLK i + i i D i = direction A i+ + direction A i SO of shr SI of shl J.J. Shann 7-4
15 Bidirectional Shift Reg w/ Parallel Load Bidirectional shift register w/ parallel load: Mode control Register S S operation No change Shift down Shift up Parallel load J.J. Shann 7-5
16 D. Ripple Counters ( 7-6) Counter: a register that goes through a prescribed sequence of states upon the application of input pulses: Input pulses: may be clock pulses or originate from some external source Timing: may occur at regular or irregular intervals of time The sequence of states: may follow the binary number sequence ( Binary counter) or any other sequence of states J.J. Shann 7-6
17 Categories of counters:. Ripple counters: The flip-flop output transition serves as a source for triggering other flip-flops. The C input of some or all flip-flops are triggered not by the common clock pulses. (not synchronous) 2. Synchronous counters: (E) The C inputs of all flip-flops receive the common clock. * T or JK flip-flops J.J. Shann 7-7
18 Binary Ripple Counter Binary count-up counter: E.g.: 4-bit binary count-up ripple counter J.J. Shann 7-8
19 Observations: FF : C = Clock pulse D = FF : C = ( ) ( ) D = FF 2 : FF 3 : C 2 = ( ) ( ) D 2 = 2 C 3 = 2 ( ) 2 ( ) D 3 = J.J. Shann 7-9
20 2 3 J.J. Shann 7-2
21 * Problem of ripple counter: Accumulation of propagation delay E.g.: 2-bit binary count-up ripple counter CP J.J. Shann 7-2
22 Binary count-down counter: E.g.: 4-bit binary count-down ripple counter Downward Counting Sequence * Modify the figure in p.7-9: Connect the true output of each f-f to the C input of the next f-f. J.J. Shann 7-22
23 Summary: are asynchronous ckts Adv.: simple hardware Disadv.: become ckt w/ delay dependence and unreliable op large ripple counters can be slow ckts the length of time required for the ripple to finish J.J. Shann 7-23
24 E. Synchronous Counters ( 7-6) Sync counter: A common clock triggers all flip-flops simultaneously. Symbol: Design procedure: We can apply the same procedure of sync seq ckts. Sync counter is simpler than general sync seq ckts. No need to go through a sync seq logic design process. J.J. Shann 7-24
25 Example E.g.: 4-bit sync count-up binary counter w/ count enable line Approach : design procedure of sync seq ckt (Ch6) Present state Nest state EN = EN = Output CO D EN = + EN = EN D = ( EN) D2 = 2 ( EN) D3 = 3 ( 2 EN) CO = 3 2 CO: is used to extend the counter to more stages J.J. Shann 7-25
26 J.J. Shann 7-26 Approach 2: observation ) ( EN D = ) ( 2 2 EN D = ) ( EN D = 2 3 CO = EN EN D = + = EN
27 Approach 3: an incrementer (Ch5) + D f-fs D 3 D 2 D D = EN Incrementer D = EN D = ( EN ) D2 = 2 ( EN) D3 = 3 ( 2 EN) CO = 3 2 J.J. Shann 7-27
28 Alternative Designs for Binary Counters Two alternative designs for binary counters: Serial counter: serial gating (p.7-27) Parallel counter: parallel gating lookahead * analogous to the ripple carry adder C C 2 * analogous to the carry lookahead adder ripple C 3 J.J. Shann 7-28
29 Binary Counter by Using JK Flip-Flops E.g.: 4-bit count-up binary counter w/ JK f-fs Binary count sequence: 3-bit A 2 A A J.J. Shann 7-29
30 A 2 A A J = K = EN J = K = EN A J 2 = K 2 = EN A A J 3 = K 3 = EN A 2 A A J.J. Shann 7-3
31 Up-Down Binary Counter Up-down binary counter: E.g.: 4-bit up-down binary counter J.J. Shann 7-3
32 Up-ward counting: (p.7-24) Down-ward counting: D = EN D ) D = EN = ( EN D ) = ( EN D2 = 2 ( EN) D3 = 3 ( 2 EN) D2 = 2 ( EN) D3 = 3 ( 2 EN) J.J. Shann 7-32
33 J.J. Shann 7-33 EN D = ) ) (( EN S S D + = ) ) (( 2 2 EN S S D + = ) ) (( EN S S D + = S = up-counting down-counting EN D = ) ( EN D = ) ( 2 2 EN D = ) ( EN D = EN D = ) ( EN D = ) ( 2 2 EN D = ) ( EN D = Up-ward counting: Down-ward counting: Up-down counter:
34 Binary Counter w/ Parallel Load E.g.: 4-bit count-up binary counter w/ parallel load Function table: Load Count I 3 I 2 I I J.J. Shann 7-34
35 E.g.: 4-bit count-up binary counter w/ parallel load D = EN D = ( EN) D2 = 2 ( EN) D3 = 3 ( 2 EN) w/o parallel load J.J. Shann 7-35
36 E.g.: 4-bit count-up binary counter w/ parallel load D () w/o parallel load J.J. Shann 7-36
37 Generating Other Count Sequences Generate any count sequence: E.g.: design a BCD counter by using a counter w/ parallel load & async clear J.J. Shann 7-37
38 J.J. Shann 7-38
39 F. Other Counters ( 7-6) Counters: can be designed to generate any desired sequence of states Binary counter (D, E) BCD counter Divide-by-N counter: modulo-n counter a counter that goes through a repeated sequence of N states The sequence may follow the binary count or may be any other arbitrary sequence. J.J. Shann 7-39
40 BCD Counter State diagram & Count sequence: J.J. Shann 7-4
41 補 充 資 料 : BCD ripple counter (p.7-37~7-38) Observations: : 2 : 4 : 8 : C = Count J = K = C 2 = ( ) 8 =, J 2 =, K 2 = (Toggle) 8 =, J 2 =, K 2 = (Reset) J 2 = 8, K 2 = C 4 = 2 ( ) J = K = C 8 = ( ) 4 2 =, J 2 =, K 2 = (Toggle) 4 2 =, J 2 =, K 2 = (Reset) J 2 = 4 2, K 2 = J.J. Shann 7-4
42 Observations: : 2 : C = Count J = K = C 2 = ( ) 8 =, J 2 =, K 2 = (Toggle) 8 =, J 2 =, K 2 = (Reset) J 2 = 8, K 2 = 8 4 : 8 : C 4 = 2 ( ) J = K = C 8 = ( ) 4 2 =, J 2 =, K 2 = (Toggle) 4 2 =, J 2 =, K 2 = (Reset) J 2 = 4 2, K 2 = 2 4 J.J. Shann 7-42
43 Synchronous BCD Counter Synchronous BCD counter: E.g.: 4-bit sync BCD counter w/ D-type f-f D = D D 2 = = 4 2 D = ( + 4) Y = 8 J.J. Shann 7-43
44 E.g.: 4-bit sync BCD counter w/ T-type f-f T =, T 2 = 8, T 4 = 2, T 8 = , y = 8 J.J. Shann 7-44
45 Three-decade BCD counter: J.J. Shann 7-45
46 Counter w/ Unused States n flip-flops 2 n binary states Unused states: states that are not used in specifying the sequential ckt may be treated as don t-care conditions or may be assigned specific next states Self-correcting counter: Ensure that when a ckt enter one of its unused states, it eventually goes into one of the valid states after one or more clock pulses so it can resume normal operation. Analyze the ckt to determine the next state from an unused state after it is designed. J.J. Shann 7-46
47 Example: The simplified f-f input eqs: D A = A B D B = C D C = B C Two unused states: & J.J. Shann 7-47
48 The logic diagram & state diagram of the ckt: Analysis Unused states * Self-correcting! J.J. Shann 7-48
49 補 充 資 料 :Ring Counter Ring counter: a circular shift register w/ only one flip-flop being set at any particular time, all others are cleared (initial value = ) The single bit is shifted from one flip-flop to the next to produce the sequence of timing signals. E.g.: 4-bit ring counter T T T 2 T 3 J.J. Shann 7-49
50 Application of counters: Counters may be used to generate timing signals to control the sequence of operations in a digital system. Approaches for generation of 2 n timing signals:. a shift register (ring-counter) w/ 2 n flip-flops 2. an n-bit binary counter + an n-to-2 n -line decoder J.J. Shann 7-5
51 J.J. Shann 7-5
52 補 充 資 料 :Johnson Counter Ring counter vs. Switch-tail ring counter: Ring counter: a k-bit ring counter circulates a single bit among the flip-flops to provide k distinguishable states. Switch-tail ring counter: is a circular shift register w/ the complement output of the last flip-flop connected to the input of the first flip-flop a k-bit switch-tail ring counter will go through a sequence of 2k distinguishable states. (initial value = ) J.J. Shann 7-52
53 E.g.: 4-bit switch-tail ring counter C E A E AB CE T T 8 T 7 T. T 8 T 3 T 2 T 6 T 5 T 4 J.J. Shann 7-53
54 Johnson counter: a k-bit switch-tail ring counter + 2k 2-input decoding gates provide outputs for 2k timing signals E.g.: 4-bit Johnson counter T 8 T 7 T 6 T 5 T 4 T 3 T 2 T 8 2-input decoding gates A B C E 4-bit switch-tail ring counter The decoding follows a regular pattern: 2 inputs per decoding gate J.J. Shann 7-54
55 Disadv. of the switch-tail ring counter: If it finds itself in an unused state, it will persist to circulate in the invalid states and never find its way to a valid state. Not self-correcting! Unused states: 8 J.J. Shann 7-55
56 Analysis of the ckt: A + = D A = E B + = D B = A C + = D C = B E + = D E = C Binary-coded state table State diagram J.J. Shann 7-56
57 CE AB CE AB (Unused states) A + = E B + = A CE AB C + = B CE AB E + = C J.J. Shann 7-57
58 CE AB CE AB * Self-correcting! A + = E B + = A CE AB C + = (A + C)B CE AB E + = C J.J. Shann 7-58
59 Summary: Johnson counters can be constructed for any # of timing sequences: # of flip-flops = /2 (the # of timing signals) # of decoding gates = # of timing signals 2-input per gate J.J. Shann 7-59
60 7-2 Chapter Summary Registers Simplest register ( 7-) Register with parallel load ( 7-) Shift registers ( 7-6) Counters Ripple counter ( 7-6) Synchronous binary counters ( 7-6) Other counters ( 7-6) J.J. Shann 7-6
61 Homework Sections Exercises 7- ~ ~ 22 Homework: 2, 5 Homework: 9, 4, 8, 2, 22 J.J. Shann 7-6
Systems I: Computer Organization and Architecture
Systems I: omputer Organization and Architecture Lecture 8: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store
Counters are sequential circuits which "count" through a specific state sequence.
Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:
Digital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
Module 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements
Counters & Shift Registers Chapter 8 of R.P Jain
Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of Modulo-N ripple counter, Up-Down counter, design of synchronous counters with and without
Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department
Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and
ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
Asynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
Lecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
Counters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
Flip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
Contents COUNTER. Unit III- Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo
DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,
Registers & Counters
Objectives This section deals with some simple and useful sequential circuits. Its objectives are to: Introduce registers as multi-bit storage devices. Introduce counters by adding logic to registers implementing
Memory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS
CHAPTER IX-1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249-275 FROM MANO AN KIME CHAPTER IX-2 INTROUCTION -INTROUCTION Like combinational building blocks, we can also develop
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED 2nd (Spring) term 22/23 5. LECTURE: REGISTERS. Storage registers 2. Shift
ASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
BINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
DEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453
Asynchronous counters, except for the first block, work independently from a system clock.
Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flip-flops, they can be asynchronous or synchronous and they can
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
Chapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State
Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
Lecture-3 MEMORY: Development of Memory:
Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
Chapter 9 Latches, Flip-Flops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0
ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.
CpE358/CS381. Switching Theory and Logical Design. Class 10
CpE358/CS38 Switching Theory and Logical Design Class CpE358/CS38 Summer- 24 Copyright 24-373 Today Fundamental concepts of digital systems (Mano Chapter ) Binary codes, number systems, and arithmetic
Chapter 5. Sequential Logic
Chapter 5 Sequential Logic Sequential Circuits (/2) Combinational circuits: a. contain no memory elements b. the outputs depends on the current inputs Sequential circuits: a feedback path outputs depends
EXPERIMENT 8. Flip-Flops and Sequential Circuits
EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.
Operating Manual Ver.1.1
4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-
Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012
Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
Sequential Logic Design Principles.Latches and Flip-Flops
Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch
DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters
LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters LAB OBJECTIVES 1. Introduction to latches and the D type flip-flop 2. Use of actual flip-flops to help you understand sequential
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
Systems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 9 - Register Transfer and Microoperations Microoperations Digital systems are modular in nature, with modules containing registers, decoders, arithmetic
Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
Flip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
(Refer Slide Time: 00:01:16 min)
Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS90 is a synchronous UP/DOWN BCD Decade (842) Counter and the SN54/74LS9 is a synchronous UP/DOWN Modulo-6
Wiki Lab Book. This week is practice for wiki usage during the project.
Wiki Lab Book Use a wiki as a lab book. Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people). This week is practice
COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
CHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
Lesson 12 Sequential Circuits: Flip-Flops
Lesson 12 Sequential Circuits: Flip-Flops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas
Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count
Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
Cascaded Counters. Page 1 BYU
Cascaded Counters Page 1 Mod-N Counters Generally we are interested in counters that count up to specific count values Not just powers of 2 A mod-n counter has N states Counts from 0 to N-1 then rolls
Let s put together a Manual Processor
Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
Engr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
CSE140: Components and Design Techniques for Digital Systems
CE4: Components and esign Techniques for igital ystems Tajana imunic osing ources: Where we are now What we ve covered so far (Chap -5, App. A& B) Number representations Boolean algebra OP and PO Logic
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54/74LS191 is a synchronous UP/DOWN Modulo-
Lab 1: Study of Gates & Flip-flops
1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -
Modeling Registers and Counters
Lab Workbook Introduction When several flip-flops are grouped together, with a common clock, to hold related information the resulting circuit is called a register. Just like flip-flops, registers may
Standart TTL, Serie 74... Art.Gruppe 13.15. 1...
Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2-Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter
Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage
74AC191 Up/Down Counter with Preset and Ripple Clock
74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature
EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
L4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Prof. Randy Katz (Unified
The components. E3: Digital electronics. Goals:
E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC
74F168*, 74F169 4-bit up/down binary synchronous counter
INTEGRATED CIRCUITS 74F168*, * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Jan 5 IC15 Data Handbook FEATURES Synchronous counting and loading Up/Down counting
BASIC COMPUTER ORGANIZATION AND DESIGN
1 BASIC COMPUTER ORGANIZATION AND DESIGN Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle Memory Reference Instructions Input-Output and Interrupt Complete
Copyright Peter R. Rony 2009. All rights reserved.
Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table
List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).
G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment
Set-Reset (SR) Latch
et-eset () Latch Asynchronous Level sensitive cross-coupled Nor gates active high inputs (only one can be active) + + Function 0 0 0 1 0 1 eset 1 0 1 0 et 1 1 0-? 0-? Indeterminate cross-coupled Nand gates
SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
CHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
Lecture 10 Sequential Circuit Design Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS igital IC esign & Analysis Lecture 10 Sequential Circuit esign Zhuo Feng 10.1 Z. Feng MTU EE4800 CMOS igital IC esign & Analysis 2010 Sequencing Outline Sequencing Element esign Max and Min-elay
Fig1-1 2-bit asynchronous counter
Digital electronics 1-Sequential circuit counters Such a group of flip- flops is a counter. The number of flip-flops used and the way in which they are connected determine the number of states and also
Design Verification & Testing Design for Testability and Scan
Overview esign for testability (FT) makes it possible to: Assure the detection of all faults in a circuit Reduce the cost and time associated with test development Reduce the execution time of performing
[ 4 ] Logic Symbols and Truth Table
![[ 4 ] Logic Symbols and Truth Table](/thumbs/40/21640854.jpg "[ 4 ] Logic Symbols and Truth Table")
[ 4 ] Logic s and Truth Table 1. How to Read MIL-Type Logic s Table 1.1 shows the MIL-type logic symbols used for high-speed CMO ICs. This logic chart is based on MIL-TD-806. The clocked inverter and transmission
ECE380 Digital Logic
ECE38 igital Logic Flip-Flops, Registers and Counters: Flip-Flops r.. J. Jackson Lecture 25- Flip-flops The gated latch circuits presented are level sensitive and can change states more than once during
ECE 3401 Lecture 7. Concurrent Statements & Sequential Statements (Process)
ECE 3401 Lecture 7 Concurrent Statements & Sequential Statements (Process) Concurrent Statements VHDL provides four different types of concurrent statements namely: Signal Assignment Statement Simple Assignment
CONTENTS PREFACE 1 INTRODUCTION 1 2 NUMBER SYSTEMS AND CODES 25. vii
2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. This material is CONTENTS PREFACE xv 1 INTRODUCTION 1 1.1 About Digital Design 1 1.2 Analog versus Digital 3 1.3 Digital Devices
A New Paradigm for Synchronous State Machine Design in Verilog
A New Paradigm for Synchronous State Machine Design in Verilog Randy Nuss Copyright 1999 Idea Consulting Introduction Synchronous State Machines are one of the most common building blocks in modern digital
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161
Theory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
ECE232: Hardware Organization and Design. Part 3: Verilog Tutorial. http://www.ecs.umass.edu/ece/ece232/ Basic Verilog
ECE232: Hardware Organization and Design Part 3: Verilog Tutorial http://www.ecs.umass.edu/ece/ece232/ Basic Verilog module ();
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous
Combinational Logic Design Process
Combinational Logic Design Process Create truth table from specification Generate K-maps & obtain logic equations Draw logic diagram (sharing common gates) Simulate circuit for design verification Debug
Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems
Harris Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH
SN54/74LS192 SN54/74LS193
PRESEABLE BCD/DECADE UP/DOWN COUNER PRESEABLE 4-BI BINARY UP/DOWN COUNER he SN4/74LS2 is an UP/DOWN BCD Decade (842) Counter and the SN4/74LS3 is an UP/DOWN MODULO-6 Binary Counter. Separate Count Up and
8254 PROGRAMMABLE INTERVAL TIMER
PROGRAMMABLE INTERVAL TIMER Y Y Y Compatible with All Intel and Most Other Microprocessors Handles Inputs from DC to 10 MHz 8 MHz 8254 10 MHz 8254-2 Status Read-Back Command Y Y Y Y Y Six Programmable
Manchester Encoder-Decoder for Xilinx CPLDs
Application Note: CoolRunner CPLDs R XAPP339 (v.3) October, 22 Manchester Encoder-Decoder for Xilinx CPLDs Summary This application note provides a functional description of VHDL and Verilog source code
CSE140 Homework #7 - Solution
CSE140 Spring2013 CSE140 Homework #7 - Solution You must SHOW ALL STEPS for obtaining the solution. Reporting the correct answer, without showing the work performed at each step will result in getting
6-BIT UNIVERSAL UP/DOWN COUNTER
6-BIT UNIVERSAL UP/DOWN COUNTER FEATURES DESCRIPTION 550MHz count frequency Extended 100E VEE range of 4.2V to 5.5V Look-ahead-carry input and output Fully synchronous up and down counting Asynchronous
Upon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal