# Pulser Gating: A Clock Gating of Pulsed-Latch Circuits. Sangmin Kim, Inhak Han, Seungwhun Paik, and Youngsoo Shin Dept.

Save this PDF as:

Size: px
Start display at page:

Download "Pulser Gating: A Clock Gating of Pulsed-Latch Circuits. Sangmin Kim, Inhak Han, Seungwhun Paik, and Youngsoo Shin Dept."

## Transcription

1 Pulser Gating: A Clock Gating of Pulsed-Latch Circuits Sangmin Kim, Inhak Han, Seungwhun Paik, and Youngsoo Shin Dept. of EE, KAIST

2 Introduction Pulsed-latch circuits Clock gating synthesis Pulser gating synthesis Problem definition Synthesis algorithm Experiment results Contents Summary 2/24

3 Sequencing element Pulsed-Latch Circuits Edge triggered F/F: triggered at fixed instant, large overhead Level-sensitive latch: triggered at varying instant, small overhead Pulsed-latch Latch driven by a brief pulse (generated by pulse generator) Combine the advantage of F/F and latch CLK Q Q CLK D Pulser Integrated pulser and latch [ISSCC96] Robust design, but many generators External pulser with latches Shared pulsers, but careful design 3/24

4 Pulsed-Latch Circuits Simple migration from F/F circuits to pulsed-latch circuits gives ~10% performance improvement and ~20% power saving Design challenges Integrity of pulse shape (pulse can be easily degraded) Inserting pulsers Automatic placement Increasing hold violations Applying clock gating Power network noise Latch input pulse Latch output 4/24

5 Pulsed-Latch Circuits Power consumption of F/F vs. pulsed-latch circuits Pulsed-latch has less power by 14% Pulser consumes 37% of power gating is important 5/24

6 Clock Gating Synthesis - Review 0. Given a gate-level netlist 1. Derive a gating function of each latch i: g i = δ i S i (δ i : latch input, S i : latch output) Gating probability: P(g i ) = Prob(g i = 1) 2. Merge gating functions that are similar To reduce extra logic to implement gating functions g 2 = ab+d G 1 =g 1 g 2 g 3 = ab g 1 = ab+c g 3 = ab+e 6/24

7 Clock Gating Synthesis - Review 3. Simplify gating functions Division: use existing combinational logic (f), implement only quotient (q) and remainder (r) Approximation: remove some terms (with low probability) from gating function q 4. Insert clock gating cell between gating function and latches f r Gating function Clock gating cell L EN CLK 7/24

8 Pulser Gating Pulser gating: clock gating using pulser (pulse generator) Clock gating can be conveniently integrated into a pulser A pulser can drive a few nearby latches How to group latches A pulser gates/ungates its latches together becomes very important Gating function CLK Pulser 1 2 [Naffziger, JSSC02] 8/24

9 Pulser Gating Synthesis Key problem: merge gating functions (of latches) that are functionally similar & physically close g 2 = ab+d g 1 = ab+c 3 g 3 = ab+e Pulser Pulser G 1 =g 1 g 2 = ab G 2 =g 3 = ab+e CLK G 1 =ab G 2 =ab+e 9/24

10 Pulser Gating Synthesis Problem definition Given: gating function and location of each latch (after initial placement) Create a set of clusters ; cluster a set of latches and a pulser Objective Maximize average gating probability & minimize total literal count of gating functions Constraint Each pulser must drive load capacitance smaller than C max 10/24

11 Pulser Gating Synthesis 1. Compute similarity of gating functions 2. Create a similarity graph 3. Perform clustering 4. Assess clusters 5. Pulser insertion for remaining latches 11/24

12 1: Compute Similarity of Gating Functions Functional similarity of two gating functions g i and g j Percentage of intersection g i g j Similarity of two gating clusters Average similarity of gating functions in clusters /24

13 1: Compute Similarity of Gating Functions vs. average loss of gating probability High should imply less loss of gating probability Acceptable correlation shown through experiment 13/24

14 2: Create a Similarity Graph Similarity graph: G(V, E, a, s) Vertex: a cluster of latches Edge: if merging two vertices is potentially possible Edge weight s: similarity between clusters Vertex weight a(i): sum of similarity at vertex i Sort edges in descending order of similarity Only add similarities one by one while y z x ii a(i) = S(g i, g x ) + S(g i, g y ) + S(g i, g z ) w e ij s(e ij ) = S(g i, g j ) jj 14/24

15 3: Perform Clustering Measure of merit: value used to represent quality of a cluster Consider both average gating probability and literal count of gating function Size of cluster Average similarity of gating functions in cluster Literal count of gating function 15/24

16 3: Perform Clustering While E in similarity graph Select vertex i having maximum vertex weight a(i) Select vertex j having maximum edge weight by choosing edge with maximum similarity s(e ij ) If measure of merit improves and is smaller than, merge i and j Else, remove edge x S(e ix ) ii S(e jx ) jj z S(e jz ) x ii jj i z y y 16/24

17 4: Assessment of Clusters Synthesize a clock gating function Net saving = (power saving power consumption of extra gates) Pulser gating is performed only on clusters which have positive net saving 17/24

18 5: Pulser Insertion for Remaining Latches Create graph G(V,E) V: a set of latches that are not pulser gated E: a set of edges (each edge is between latches that can share a pulser), edge weight is Manhattan distance between two latches Find groups of latches that satisfy a 3 c 1 b d 2 2 ff e 3 a c 1 b 1 d 2 2 ff e 18/24

19 Pulser Gating Flow Gate-level netlist Obtain gating functions Initial placement Perform clustering Location of latches Cluster assessment Pulser insertion Pulser gating synthesis Pulser-gated netlist Place & route Final layout 19/24

20 Experimental setup Experiments 45-nm commercial technology Test circuits from ISCAS, ITC, and OpenCores Pulser gating synthesis was implemented in SIS Results compared with pulsed-latch circuits without pulser gating 20/24

21 Synthesis results Experiments # of pulsers increase to maintain high Area increases by 11% due to extra gates Name Pulser_Gating_Synthesis # # # Gates Latches Pulsers Δ # Extra % Gated Pulsers gates latches AVG P(G Runtime i) (min.) s s s s b b b i2c pci_ctrl sasc /24

22 Experiments Power saving of 12% on average Combinational gates Pulsers Latches Combinational: 13% Pulsers: -20% Latches: -15% s838 s1423 s5378 s9234 b04 b07 b12 i2c pci_ctrl sasc 22/24

23 Experiments Test circuit pci_ctrl 9 gated pulsers, 6 un-gated pulsers Gated pulsers Un-gated pulsers Latches Gated pulsers drive smaller # of latches (long distance between some latches with high similarity) 23/24

24 Pulsed-latch Summary Retain the advantage of both flip-flop (simple timing model) and latch (fast and small) External pulser: pulser and latches should be geographically close Pulser gating synthesis When merging two gating functions, their similarity and location of latches have to be considered Experiments Power savings of 12% compared to pulsed-latch circuits without gating 24/24

### FF-Bond: Multi-bit Flip-flop Bonding at Placement CHANG-CHENG TSAI YIYU SHI GUOJIE LUO IRIS HUI-RU JIANG. IRIS Lab NCTU MST PKU

FF-Bond: Multi-bit Flip-flop Bonding at Placement CHANG-CHENG TSAI YIYU SHI GUOJIE LUO IRIS HUI-RU JIANG IRIS Lab NCTU MST PKU ISPD-13 Outline 2 Introduction Preliminaries Problem formulation Algorithm

### Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems

Harris Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH

### Latches and Flip-Flops

Latches and Flip-Flops Introduction to sequential logic Latches SR Latch Gated SR Latch Gated Latch Flip-Flops JK Flip-flop Flip-flop T Flip-flop JK Master-Slave Flip-flop Preset and Clear functions 7474

### Lecture 7: Clocking of VLSI Systems

Lecture 7: Clocking of VLSI Systems MAH, AEN EE271 Lecture 7 1 Overview Reading Wolf 5.3 Two-Phase Clocking (good description) W&E 5.5.1, 5.5.2, 5.5.3, 5.5.4, 5.5.9, 5.5.10 - Clocking Note: The analysis

### EE 110 Practice Problems for Exam 2: Solutions, Fall 2008

EE 110 Practice Problems for Exam 2: Solutions, Fall 2008 1. Circle T (true) or F (false) for each of these Boolean equations. (a). T FO An 8-to-1 multiplexer requires 2 select lines. (An 8-to-1 multiplexer

### CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS

CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS This chapter in the book includes: Objectives Study Guide 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing and Timing Charts 13.3 State

### Lecture 10 Sequential Circuit Design Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

EE4800 CMOS igital IC esign & Analysis Lecture 10 Sequential Circuit esign Zhuo Feng 10.1 Z. Feng MTU EE4800 CMOS igital IC esign & Analysis 2010 Sequencing Outline Sequencing Element esign Max and Min-elay

### 1. A Sequential Parity Checker

Chapter 13: Analysis of Clocked Sequential Circuits 1. A Sequential Parity Checker When binary data is transmitted or stored, an extra bit (called a parity bit) is frequently added for purposes of error

### Modeling Flip Flop Delay Dependencies in Timing Analysis

Modeling Flip Flop Delay Dependencies in Timing Analysis Amit M Jain, David Blaauw University of Michigan, Ann Arbor {amjain,blaauw}@umich.edu University of Michigan Motivation Static Timing Analyzers

### Implementation Of Clock Gating Logic By Matching Factored Forms A.kirankumari 1, P.P. Nagaraja Rao 2

www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 4 Issue 7 July 2015, Page No. 13585-13600 Implementation Of Clock Gating Logic By Matching Factored Forms A.kirankumari

### Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic 5- Outline! Sequential Circuits! Latches! Flip-Flops! Analysis of Clocked Sequential Circuits! State Reduction and Assignment! Design Procedure 5-2 Sequential Circuits!

### EEC 116 Lecture #6: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 116 Lecture #6: Sequential Logic Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 3 extended, same due date as Lab 4 HW4 issued today Amirtharajah/Parkhurst,

### Synchronous Sequential Logic. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Synchronous Sequential Logic Logic and Digital System Design - S 33 Erkay Savaş Sabanci University Sequential Logic Digital circuits we have learned, so far, have been combinational no memory, outputs

### Lecture 10: Latch and Flip-Flop Design. Outline

Lecture 1: Latch and Flip-Flop esign Slides orginally from: Vladimir Stojanovic Computer Systems Laboratory Stanford University horowitz@stanford.edu 1 Outline Recent interest in latches and flip-flops

### Sequential Circuits. Combinational Circuits Outputs depend on the current inputs

Principles of VLSI esign Sequential Circuits Sequential Circuits Combinational Circuits Outputs depend on the current inputs Sequential Circuits Outputs depend on current and previous inputs Requires separating

### Engr354: Digital Logic Circuits

Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;

### Lecture 11: Sequential Circuit Design

Lecture 11: Sequential Circuit esign Outline Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking 2 Sequencing Combinational logic output depends on current

### Lecture 10: Sequential Circuits

Introduction to CMOS VLSI esign Lecture 10: Sequential Circuits avid Harris Harvey Mudd College Spring 2004 Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing

### Outline. Sequential Circuit Design: Principle. 1. Overview on sequential circuit

Outline Sequential Circuit Design: Principle 1. Overview on sequential circuits 2. Synchronous circuits 3. Danger of synthesizing asynchronous circuit 4. Inference of basic memory elements 5. Simple design

### Latch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead

Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where

### University of Texas at Dallas. Department of Electrical Engineering. EEDG 6306 - Application Specific Integrated Circuit Design

University of Texas at Dallas Department of Electrical Engineering EEDG 6306 - Application Specific Integrated Circuit Design Synopsys Tools Tutorial By Zhaori Bi Minghua Li Fall 2014 Table of Contents

### Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit

Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements

### Sequential Circuits. Prof. MacDonald

Sequential Circuits Prof. MacDonald Sequential Element Review l Sequential elements provide memory for circuits heart of a state machine saving current state used to hold or pipe data data registers, shift

### EE 110 Practice Problems for Final Exam: Solutions

EE 1 Practice Problems for Final Exam: Solutions 1. Finite State Machines: Sequence Recognizer You want to build a finite state machine that will recognize the sequence x = and output the sequence z =

### ECE 331 Digital System Design

ECE 331 Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #21) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,

### Standard cell libraries are required by almost all CAD tools for chip design

Standard Cell Libraries Standard cell libraries are required by almost all CAD tools for chip design Standard cell libraries contain primitive cells required for digital design However, more complex cells

### In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current

Module 12 In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current inputs. The following topics will be on sequential

### Sequential Circuit Analysis

Objectives This section introduces synchronous sequential circuits with the following goals: Give a precise definition of synchronous sequential circuits. Introduce several structural and behavioral models

### Digital Testing: Scan-Path Design. The Scan-path Technique. Adding Scan Structure

igital Testing: Scan-Path esign Outline Problems with sequential testing What is scan Types of scan Types of storage devices Scan Architectures Cost of Scan Partial Scan Stitching flip-flops //5 Based

### Introduction to RTL. Horácio Neto, Paulo Flores INESC-ID/IST. Design Complexity

Introduction to RTL INESC-ID/IST 1 Design Complexity How to manage the complexity of a digital design with 100 000 logic gates? Abstraction simplify system model Consider only specific features for the

### ECE 301 Digital Electronics

ECE 301 Digital Electronics Latches and Flip-Flops (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and

### Timing Methodologies (cont d) Registers. Typical timing specifications. Synchronous System Model. Short Paths. System Clock Frequency

Registers Timing Methodologies (cont d) Sample data using clock Hold data between clock cycles Computation (and delay) occurs between registers efinition of terms setup time: minimum time before the clocking

### ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2016 Timing Hazards and Dynamic Logic Lecture Outline! Review: Sequential MOS Logic " SR Latch " D-Latch! Timing Hazards! Dynamic

### Chapter 14 Sequential logic, Latches and Flip-Flops

Chapter 14 Sequential logic, Latches and Flip-Flops Flops Lesson 6 - Flip Flop and -Latch Ch14L6-"igital Principles and esign", Raj Kamal, Pearson Education, 2006 2 - Flip-Flop + ve edge triggered Output

### TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN

TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department

### Output depends on sequence of previous inputs Sequence of previous this is history History is a state that captures how you got here

Sequential Logic Output depends on sequence of previous inputs Sequence of previous this is history History is a state that captures how you got here " E.g., 35 cents vending = cents + cents + cents +

### Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present

### Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR

### Digital System Design. Digital System Design with Verilog

Digital System Design with Verilog Adapted from Z. Navabi Portions Copyright Z. Navabi, 2006 1 Digital System Design Automation with Verilog Digital Design Flow Design entry Testbench in Verilog Design

### Lecture 9: Flip-flops

Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 9: Flip-flops Professor Peter Cheung Department of EEE, Imperial

### Circuit and System Representation. IC Designers must juggle several different problems

Circuit and System Representation IC Designers must juggle several different problems Multiple levels of abstraction IC designs requires refining an idea through many levels of detail, specification ->

### CS 226: Digital Logic Design

CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 44 Objectives In this lecture we will introduce: 1. Synchronous

### Sequential Circuits: Latches & Flip-Flops

Sequential Circuits: Latches & Flip-Flops Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc

### Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization. TingTing Hwang Tsing Hua University, Hsin-Chu

Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization TingTing Hwang Tsing Hua University, Hsin-Chu 1 Outline Introduction Engineering Change Order (ECO) Voltage drop (IR-DROP) New design

### Sequential 4-bit Adder Design Report

UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4-bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela

### Karnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.

Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0

### Lecture 5: Timing. Overview. FSM Review. Logistics. Any questions?

Overview Lecture 5: Timing David Black-Schaffer davidbbs@stanford.edu EE183 Spring 2003 Timing Our designs are limited by getting data between FFs Combinational Logic delay, Routing delay, and FF parameters

### Design Compiler Graphical Create a Better Starting Point for Faster Physical Implementation

Datasheet Create a Better Starting Point for Faster Physical Implementation Overview Continuing the trend of delivering innovative synthesis technology, Design Compiler Graphical delivers superior quality

### Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption

### An astable multivibrator acts as an oscillator (clock generator) while a monostable multivibrator can be used as a pulse generator.

Concepts In sequential logic, the outputs depend not only on the inputs, but also on the preceding input values... it has memory. Memory can be implemented in 2 ways: Positive feedback or regeneration

### Master/Slave Flip Flops

Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave

### Lecture 10. Latches and Flip-Flops

Logic Design Lecture. Latches and Flip-Flops Prof. Hyung Chul Park & Seung Eun Lee Sequential Logic Outputs of sequential logic depend on current inputs and prior input values Sequential logic might explicitly

### Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

### L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

L4: Sequential Building Blocks (Flip-flops, Latches and Registers) (Most) Lecture material derived from R. Katz, Contemporary Logic esign, Addison Wesley Publishing Company, Reading, MA, 993. Some material

### Slide Set 7. Latches and Clocking

Slide Set 7 Latches and Clocking Steve Wilton Dept. of ECE University of British Columbia stevew@ece.ubc.ca Slide Set 7 Page 1 Overview Reading: Wolf, Chapter 5 In this section, we will talk about charge

### To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital

### Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage

### IL2225 Physical Design

IL2225 Physical Design Nasim Farahini farahini@kth.se Outline Physical Implementation Styles ASIC physical design Flow Floor and Power planning Placement Clock Tree Synthesis Routing Timing Analysis Verification

### Master/Slave Flip Flops

MSFF Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch (master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the

### CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY

CPE 300L DIGITAL SYSTEM ARCHITECTURE AND DESIGN LABORATORY LABORATORY 2 SEQUENTIAL CIRCUIT DESIGN DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS OBJECTIVE Learn on various

### CSEE 3827: Fundamentals of Computer Systems. Latches and Flip Flops

EE 3827: Fundamentals of omputer ystems Latches and Flip Flops ombinational v. sequential logic Inputs ombinational circuit Outputs Inputs ombinational circuit next state Outputs current state torage elements

### Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

### Latches and Flip-flops

Latches and Flip-flops Latches and flip-flops are circuits with memory function. They are part of the computer's memory and processor s registers. SR latch is basically the computer memory cell Q=1 Q=0

### Clocked synchronous state machine example

Clocked synchronous state machine example Next-state Logic F State Memory Output Logic G output EN input EN EN 0 excitation 0 MAX 0 0 1 1 1 1 clock signal current state igital esign Principles and Practices,

### ECE 4514 Digital Design II. Spring Lecture 4: Gate Level Modeling

ECE 454 Digital Design II Spring 2007 Lecture 4: Gate Level Modeling Gate-level Modeling In this lecture we focus on modeling and simulation of gate networks We will use structural modeling techniques

### Route Power 10 Connect Powerpin 10.1 Route Special Route 10.2 Net(s): VSS VDD

SOCE Lab (2/2): Clock Tree Synthesis and Routing Lab materials are available at ~cvsd/cur/soce/powerplan.tar.gz Please untar the file in the folder SOCE_Lab before lab 1 Open SOC Encounter 1.1 % source

### Design Verification & Testing Design for Testability and Scan

Overview esign for testability (FT) makes it possible to: Assure the detection of all faults in a circuit Reduce the cost and time associated with test development Reduce the execution time of performing

### Topics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology

Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter

### Memory Elements. Combinational logic cannot remember

Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic

### 5. Sequential CMOS Logic Circuits

5. Sequential CMOS Logic Circuits In sequential logic circuits the output signals is determined by the current inputs as well as the previously applied input variables. Fig. 5.1a shows a sequential circuit

### CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline SR Latch D Latch Edge-Triggered D Flip-Flop (FF) S-R Flip-Flop (FF) J-K Flip-Flop (FF) T Flip-Flop

### WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits

### Introduction to Sequential Circuits

Models of Digital Circuits Combinational Logic : Output states of Combinational Logic depends only on the current states of input variables. equential Logic : Next Output state (n+) of equential Logic

### CSE140: Components and Design Techniques for Digital Systems

CE4: Components and esign Techniques for igital ystems Tajana imunic osing ources: Where we are now What we ve covered so far (Chap -5, App. A& B) Number representations Boolean algebra OP and PO Logic

### 3. Implementing Logic in CMOS

3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 26 August 3, 26 ECE Department,

### Latches and Flip-flops

Latches and Flip-flops Latches and flip-flops are circuits with memory function. They are part of the computer's memory and processor s registers. SR latch is basically the computer memory cell Q=1 Q=0

### 18. ASIC Design Guidelines

18. ASIC Design Guidelines Systems Introduction The following design guidelines have been adapted from [2]: European Silicon Structures (ES2), Zone Industrielle, 13106 France. Solo 2030 User Guide, e02a02

### Flip-Flops. Outline: 2. Timing noise

Outline: 2. Timing noise Flip-Flops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. Flip-Flop memory RS-latch example D and JK flip-flops Flip-flops

### Digital Logic Design

Digital Logic Design: An Embedded Systems Approach Using VHDL Chapter 1 Introduction and Methodology Portions of this work are from the book, Digital Logic Design: An Embedded Systems Approach Using VHDL,

### 3. Implementing Logic in CMOS

3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2016 August 31, 2016 ECE Department, University of Texas

### CHAPTER 11 LATCHES AND FLIP-FLOPS

CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop

### Memory and Programmable Logic

Chapter 7 Memory and Programmable Logic 7 Outline! Introduction! RandomAccess Memory! Memory Decoding! Error Detection and Correction! ReadOnly Memory! Programmable Devices! Sequential Programmable Devices

### Sequential Logic. References:

Sequential Logic References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey, Prentice Hall UCB Principles of CMOS VLSI Design: A Systems Perspective, N. H. E. Weste, K. Eshraghian,

### Product How-to: Fully utilize TSMC s 28HPC process

Product How-to: Fully utilize TSMC s 28HPC process Ken Brock - April 13, 2015 In September 2014, TSMC released its third major 28 nanometer (nm) process into volume production 28HPC. Millions of production

### Digital Logic Design Sequential circuits

Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register

### Lecture 22: Sequential Circuits. Sequential Circuits. Characteristic Table, SR Latch. S-R Latch (Clocked) Latches:

Lecture 22: Sequential Circuits Latches: SR D JK Flip-Flops Memory Sequential Circuits In sequential circuits, new state depends on not only the input, but also on the previous state. Devices like registers

### Modeling Latches and Flip-flops

Introduction Sequential circuits are the digital circuits in which the output deps not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect, these

### Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS

Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational

### Chapter 14 Sequential logic, Latches and Flip-Flops

Chapter 14 Sequential logic, Latches and Flip-Flops Flops Lesson 2 Sequential logic circuit, Flip Flop and Latch Introduction Ch14L2--"Digital Principles and Design", Raj Kamal, Pearson Education, 2006

### TIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING

TIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING BARIS TASKIN, JOHN WOOD, IVAN S. KOURTEV February 28, 2005 Research Objective Objective: Electronic design automation

### Latches and Flip-Flops characterestics & Clock generator circuits

Experiment # 7 Latches and Flip-Flops characterestics & Clock generator circuits OBJECTIVES 1. To be familiarized with D and JK flip-flop ICs and their characteristic tables. 2. Understanding the principles

### ECE124 Digital Circuits and Systems Page 1

ECE124 Digital Circuits and Systems Page 1 Chip level timing Have discussed some issues related to timing analysis. Talked briefly about longest combinational path for a combinational circuit. Talked briefly

### 1.1 The 7493 consists of 4 flip-flops with J-K inputs unconnected. In a TTL chip, unconnected inputs

CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-246 Digital Logic Lab EXPERIMENT 1 COUNTERS AND WAVEFORMS Text: Mano, Digital Design, 3rd & 4th Editions, Sec.

### ECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo

ECE 223 Digital Circuits and Systems Synchronous Logic M. Sachdev Dept. of Electrical & Computer Engineering University of Waterloo Sequential Circuits Combinational circuits Output = f (present inputs)

### LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III

LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III 1 INDEX Sr. No Title of the Experiment 1 Study of BASIC Gates 3 2 Universal Gates 6 3 Study of Full & Half Adder & Subtractor

### EE371. Asynchronous Circuits or Circuits Without Clocks: What makes Them Tick?

EE371 Asynchronous Circuits or Circuits Without Clocks: What makes Them Tick? Jo Ebergen Sun Microsystems Laboratories jo.ebergen@sun.com Copyright 2004 by Sun Microsystems Laboratories 1 A Historical

### Counters In this lesson, the operation and design of Synchronous Binary Counters will be studied.

Counters In this lesson, the operation and design of Synchronous Binary Counters will be studied. Synchronous Binary Counters (SBC) Description and Operation In its simplest form, a synchronous binary

### Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170)

Spezielle Anwendungen des VLSI Entwurfs Applied VLSI design (IEF170) Course and contest Intermediate meeting 3 Prof. Dirk Timmermann, Claas Cornelius, Hagen Sämrow, Andreas Tockhorn, Philipp Gorski, Martin