CpE358/CS381. Switching Theory and Logical Design. Class 10


 Posy Gallagher
 2 years ago
 Views:
Transcription
1 CpE358/CS38 Switching Theory and Logical Design Class CpE358/CS38 Summer 24 Copyright
2 Today Fundamental concepts of digital systems (Mano Chapter ) Binary codes, number systems, and arithmetic (Ch ) Boolean algebra (Ch 2) Simplification of switching equations (Ch 3) Digital device characteristics (e.g., TTL, CMOS)/design considerations (Ch ) Combinatoric logical design including LSI implementation (Chapter 4) Flipflops and state memory elements (Ch 5) Sequential logic analysis and design (Ch 5) Counters, shift register circuits (Ch 6) Hazards, Races, and time related issues in digital design (Ch 9) Synchronous vs. asynchronous design (Ch 9) Memory and Programmable logic (Ch 7) Minimization of sequential systems Introduction to Finite Automata CpE358/CS38 Summer 24 Copyright
3 Course Roadmap Logic Circuits with gates CpE358/CS38 Summer 24 Copyright
4 Course Roadmap Combinatorial Circuits Logic Circuits with gates CpE358/CS38 Summer 24 Copyright
5 Course Roadmap Combinatorial Circuits Logic Circuits with gates Logic Circuits with memory CpE358/CS38 Summer 24 Copyright
6 Course Roadmap Combinatorial Circuits Logic Circuits with gates Sequential Circuits Logic Circuits with memory CpE358/CS38 Summer 24 Copyright
7 Course Roadmap Combinatorial Circuits Logic Circuits with gates Sequential Circuits Logic Circuits with memory Specific Specific functions CpE358/CS38 Summer 24 Copyright
8 Course Roadmap Combinatorial Circuits Logic Circuits with gates Sequential Circuits Logic Circuits with memory Specific Specific functions Registers and Counters CpE358/CS38 Summer 24 Copyright 2438
9 Shift Register S I D D D D D D D S O Clk Present Input Next Output S I S I S = 6 Nbit S/R S I S O SISO Register Serialin, Serialout CpE358/CS38 Summer 24 Copyright 2438
10 Shift Register Variants S I D D D D D D D S O Clk 2 N SIPO Register S I Nbit S/R S O Serialin, Parallelout CpE358/CS38 Summer 24 Copyright
11 Shift Register Variants D D D 2 2 D 3 3 D 4 4 D 5 5 D 6 6 D D D D D D D Clk D D D 2 D N Nbit S/R PIPO Register Parallelin, Parallelout 2 N CpE358/CS38 Summer 24 Copyright
12 Shift Register Variants D N2 D N N S I D D D S O Clk P/S D D D 2 D N P/S S I Nbit S/R S O Serial/Parallel Register Parallelin/Serialin, Parallelout/Serialout 2 N CpE358/CS38 Summer 24 Copyright
13 Tandem S/Rs Serial registers 2Nbit S/R S I Nbit S/R S O S I Nbit S/R S O CpE358/CS38 Summer 24 Copyright
14 Generic Moore Machine j Outputs m n B/ Transition Controls A/ C/ Inputs k All statetostate transitions are potentially allowable. CpE358/CS38 Summer 24 Copyright
15 S/Rbased Moore Machine S/R j Outputs n B/ Transition Controls A/ C/ Inputs k Only specific statetostate transitions are allowable. CpE358/CS38 Summer 24 Copyright
16 Shift Register Sequences Transition Controls Output Mapping S I I Nbit S/R S O CpE358/CS38 Summer 24 Copyright
17 Shift Register Sequences Input Transition Controls Output Mapping S I I Nbit S/R S O S I = ABCDE S I = BCDE BCDE S I = S I = S I = S I = BCD BCD BCD BCD CpE358/CS38 Summer 24 Copyright
18 S/R Data Scrambler/Encryptor Fracasi scrambler: S/R Sequential Function F(x) S/R Sequential Function F(x) Input Data + + Descrambled Data CpE358/CS38 Summer 24 Copyright 2439
19 S/R Data Scrambler/Encryptor Fraccassi scrambler: Nbit S/R Nbit S/R Nbit S/R Nbit S/R Nbit S/R Nbit S/R Input Data + + Descrambled Data CpE358/CS38 Summer 24 Copyright 2439
20 Course Roadmap Combinatorial Circuits Logic Circuits with gates Sequential Circuits Logic Circuits with memory Specific Specific functions Registers and Counters CpE358/CS38 Summer 24 Copyright
21 Generic Moore Machine j Outputs m n B/ Transition Controls A/ C/ Inputs k All statetostate transitions are potentially allowable. CpE358/CS38 Summer 24 Copyright
22 Counter Moore Machine Counter j Outputs m n B/ Transition Controls A/ C/ Inputs k tostate transitions follow a counting sequence Inputs (if any) may be used to set counting range, direction, starting point CpE358/CS38 Summer 24 Copyright
23 Counters Binary Ripple Counter J A K A CpE358/CS38 Summer 24 Copyright
24 Counters Binary Ripple Counter J A J B K K A B CpE358/CS38 Summer 24 Copyright
25 Counters Binary Ripple Counter J A B C J J K K K A B C CpE358/CS38 Summer 24 Copyright
26 Binary Ripple Counter (idealized) Counters J A B C J J K K K A B C CpE358/CS38 Summer 24 Copyright
27 Binary Ripple Counter (more realistic) Counters J A B C J J K K K A B C { { { { { { { CpE358/CS38 Summer 24 Copyright
28 Cascading Counters T CpE358/CS38 Summer 24 Copyright 244
29 Cascading Counters T T CpE358/CS38 Summer 24 Copyright 244
30 Cascading Counters T T T CpE358/CS38 Summer 24 Copyright 2442
31 Cascading Counters T T T T N CpE358/CS38 Summer 24 Copyright 2443
32 Cascading Counters T T T T N CpE358/CS38 Summer 24 Copyright 2444
33 Ripple Counters vs. Synchronous Counters F JAR (A,B,C) J A B C F JBR (A,B,C) J F JBR (A,B,C) J F KAR (A,B,C) K F KBR (A,B,C) K F KBR (A,B,C) K F JAS (A,B,C) J A B C F JBS (A,B,C) J F JBS (A,B,C) J F KAS (A,B,C) K F KBS (A,B,C) K F KBS (A,B,C) K CpE358/CS38 Summer 24 Copyright 2445
34 Synchronous Counters BCD Counter: table Present Next CpE358/CS38 Summer 24 Copyright 2446
35 Synchronous Counters BCD Counter: JK inputs BA DC BA DC J A K A J B K B Present Next J C J D K C K D JK operation: CpE358/CS38 Summer 24 Copyright 2447
36 J A J B J C J D BCD Counter: JK inputs BA DC CpE358/CS38 Summer 24 Synchronous Counters BA DC K A K B K C K D Copyright 24 JK operation: Present Next 48
37 J A J B J C J D BCD Counter: JK inputs BA DC CpE358/CS38 Summer 24 Synchronous Counters BA DC K A K B K C K D Copyright 24 JK operation: Present Next 49
38 J A J B J C J D BCD Counter: JK inputs BA DC CpE358/CS38 Summer 24 Synchronous Counters BA DC K A K B K C K D Copyright 24 JK operation: Present Next 4
39 J A J B J C J D BCD Counter: JK inputs BA DC CpE358/CS38 Summer 24 Synchronous Counters BA DC K A Copyright 24 K B J A = K A = J B = AD K C K B = A K D J C = AB K C = AB J D = ABC K D = A Present Next 4
40 Synchronous Counters BCD Counter J A B C J J J D K K K K J A = K A = J B = AD K B = A J C = AB K C = AB J D = ABC K D = A Present J D K D J C K C J B K B J A K A Next Present J D K D J C K C J B K B J A K A Next CpE358/CS38 Summer 24 Copyright 2442
41 Synchronous Counters BCD Counter Present J D K D J C K C J B K B J A K A Next Present J D K D J C K C J B K B J A K A Next CpE358/CS38 Summer 24 Copyright 2443
42 Varieties of Counters Counters with Parallel Load Normal counter operation Load C I D 3 D 2 D D Next C O D D D 2 D 3 C I C O LD 2 3 ABCD ABCD WYZ WYZ CpE358/CS38 Summer 24 Copyright 2444
43 Varieties of Counters Counters with Parallel Load Normal counter operation Load C I D 3 D 2 D D Next C O D D D 2 D 3 C I C O LD 2 3 ABCD ABCD WYZ WYZ CpE358/CS38 Summer 24 Copyright 2445
44 Varieties of Counters Counters with Parallel Load Loading next state in parallel Load C I D 3 D 2 D D Next C O D D D 2 D 3 = ABCD C I C O LD > ABCD ABCD ABCD WYZ WYZ CpE358/CS38 Summer 24 Copyright 2446
45 Varieties of Counters Counters with Parallel Load Load C I D 3 D 2 D D Next C O D D D 2 D 3 C I C O LD 2 3 ABCD ABCD WYZ WYZ CpE358/CS38 Summer 24 Copyright 2447
46 Varieties of Counters Counters with Parallel Load Load C I D 3 D 2 D D Next C O D D D 2 D 3 C I C O LD 2 3 ABCD ABCD WYZ WYZ CpE358/CS38 Summer 24 Copyright 2448
47 Cascading Synchronous Counters D D D 2 D 3 D D D 2 D 3 D D D 2 D 3 C I A C O LD C I C O B C LD LD C I C O A A 2A 3A C OA B CpE358/CS38 Summer 24 Copyright 2449
48 Programmable Synchronous Counters LSB D D D 2 D 3 D D D 2 D 3 MSB D D D 2 D 3 C I A C O LD C I B C O LD C I C C O LD Assume D 3C D A = b b b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b b Next C OA C OB C OC b b b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b b b b b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b b + ABCD EFGH ABCD EFGH+ ABCD ABCD+ b b b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b b CpE358/CS38 Summer 24 Copyright 2442
49 Applications of Programmable Counters Programmable divide by N frequency divider: 2 K N CI CO CI CI CO CI CO CI LD LD LD LD /N CpE358/CS38 Summer 24 Copyright 2442
50 Applications of Programmable Counters Reference Oscillator Voltage Divide Phase Lowpass Controlled f By K Comparator Filter R f R /K Oscillator f S Synthesized Frequency Phase Locked Loop f S /N Divide By N Channel Selection, N f S = N K f R PLL frequency synthesizers used in TV, radio, cellular phones, PCs, modems, etc. CpE358/CS38 Summer 24 Copyright
51 Applications of Programmable Counters Master f m Divide by f m /A A Divide by B f m /B Complex Digital System (e.g., PC) Divide by C f m /C CpE358/CS38 Summer 24 Copyright
52 Timing Signal Generation Master f m Phase A Phase B Complex Digital System (e.g., PC) Phase C CpE358/CS38 Summer 24 Copyright
53 Only FF is set at any given time Ring Counters s D D D D D A B C D E A B C D E CpE358/CS38 Summer 24 Copyright
54 Switchtail Ring Counters (Johnson Counter) A B C D D D D D A B C D E s D E CpE358/CS38 Summer 24 Copyright
55 Summary Fundamental concepts of digital systems (Mano Chapter ) Binary codes, number systems, and arithmetic (Ch ) Boolean algebra (Ch 2) Simplification of switching equations (Ch 3) Digital device characteristics (e.g., TTL, CMOS)/design considerations (Ch ) Combinatoric logical design including LSI implementation (Chapter 4) Flipflops and state memory elements (Ch 5) Sequential logic analysis and design (Ch 5) Counters, shift register circuits (Ch 6) Hazards, Races, and time related issues in digital design (Ch 9) Synchronous vs. asynchronous design (Ch 9) Memory and Programmable logic (Ch 7) Minimization of sequential systems Introduction to Finite Automata CpE358/CS38 Summer 24 Copyright
56 Homework due in Class 2 Show all work Problems 6, 623, 629 CpE358/CS38 Summer 24 Copyright
Chapter  5 FLIPFLOPS AND SIMPLE FLIPFLOP APPLICATIONS
Chapter  5 FLIPFLOPS AND SIMPLE FLIPFLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational
More informationCounters & Shift Registers Chapter 8 of R.P Jain
Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of ModuloN ripple counter, UpDown counter, design of synchronous counters with and without
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationKarnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.
Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0
More informationCHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS
CHAPTER IX1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249275 FROM MANO AN KIME CHAPTER IX2 INTROUCTION INTROUCTION Like combinational building blocks, we can also develop
More information1. Realization of gates using Universal gates
1. Realization of gates using Universal gates Aim: To realize all logic gates using NAND and NOR gates. Apparatus: S. No Description of Item Quantity 1. IC 7400 01 2. IC 7402 01 3. Digital Trainer Kit
More informationBasic bistable element. Chapter 6. Latches vs. flipflops. Flipflops
Basic bistable element hapter 6 It is a circuit having two stable conditions (states). It can be used to store binary symbols. FlipFlops and Simple FlipFlop Applications.. Huang, 24 igital Logic esign
More informationRegisters, Counters, and Clock
Registers, Counters, and Clock Z. Jerry Shi Computer Science and Engineering University of Connecticut Thank John Wakerly for providing his slides and figures. Multibit registers 74x175 (4 bits) 8bit
More informationWEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
More informationMemory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
More informationSequential Logic. SR Latch
n 2/24/3 Sequential Logic Outputs of sequential logic depend on current inputs and prior input values Sequential logic might explicitly remember certain previous inputs, or it might distill (encode) the
More informationChapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7 Registers and Load Enable 72 Register Transfers 73 Register Transfer Operations 74 A Note for VHDL and Verilog Users
More informationDesign Example: Counters. Design Example: Counters. 3Bit Binary Counter. 3Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
More informationSequential Logic Design
Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.
More information201213 Department of Electronics & Communication
(A constituent college of Sri Siddhartha University) 201213 Department of Electronics & Communication LOGIC DESIGN LAB MANUAL III SEM BE Name : Sem :. Sec: Logic Design Lab Manual Contents Exp No Title
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationDigital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian Email: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief Email: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An nbit register
More informationCpE358/CS381. Switching Theory and Logical Design. Class 4
Switching Theory and Logical Design Class 4 1122 Today Fundamental concepts of digital systems (Mano Chapter 1) Binary codes, number systems, and arithmetic (Ch 1) Boolean algebra (Ch 2) Simplification
More informationCounters are sequential circuits which "count" through a specific state sequence.
Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:
More informationLAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III
LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III 1 INDEX Sr. No Title of the Experiment 1 Study of BASIC Gates 3 2 Universal Gates 6 3 Study of Full & Half Adder & Subtractor
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech  3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationSynchronous Sequential Logic. Logic and Digital System Design  CS 303 Erkay Savaş Sabanci University
Synchronous Sequential Logic Logic and Digital System Design  S 33 Erkay Savaş Sabanci University Sequential Logic Digital circuits we have learned, so far, have been combinational no memory, outputs
More informationDEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS453
More informationAsynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
More informationLatches, the D FlipFlop & Counter Design. ECE 152A Winter 2012
Latches, the D FlipFlop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
More informationSynchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic 5 Outline! Sequential Circuits! Latches! FlipFlops! Analysis of Clocked Sequential Circuits! State Reduction and Assignment! Design Procedure 52 Sequential Circuits!
More informationDigital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
More informationLABORATORY MODULE. EKT 121/4 Digital Electronics I
LABORATORY MODULE EKT 121/4 Digital Electronics I Mohd. Najmuddin Mohd. Hassan Zahereel Ishwar Abdul Khalib Mohammad Nazri Md. Noor Rafikha Aliana A.Raof School of Computer & Communications Engineering
More informationRegisters & Counters
Objectives This section deals with some simple and useful sequential circuits. Its objectives are to: Introduce registers as multibit storage devices. Introduce counters by adding logic to registers implementing
More informationDIGITAL SYSTEM DESIGN LAB
EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flipflops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC
More informationStandart TTL, Serie 74... Art.Gruppe 13.15. 1...
Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter
More informationChapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3 "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters TFF Basic Counting element State
More informationECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo
ECE 223 Digital Circuits and Systems Synchronous Logic M. Sachdev Dept. of Electrical & Computer Engineering University of Waterloo Sequential Circuits Combinational circuits Output = f (present inputs)
More informationCSE140 L. Instructor: Thomas Y. P. Lee February 1,2006. Agenda
CSE140 L Instructor: Thomas Y. P. Lee February 1,2006 Agenda FlipFlops Combinational Logic vs. Sequential Logic Clock Signals SR Latch D Type Latch T Type FlipFlop JK Type FlipFlop DFF as Finite State
More informationChapter 5 Bistable memory devices. Copyright The McGrawHill Companies, Inc. Permission required for reproduction or display.
Chapter 5 Bistable memory devices Copyright The McGrawHill Companies, Inc. Permission required for reproduction or display. Digital circuits Combinational Sequential Logic gates Decoders, MUXes, Adders,
More informationThe NOT Gate The NOT gate outputs a logical 0 if its input is a logical 1 and outputs a 1 if its input is a 0. The symbol is given.
Gates and FlipFlops Pádraig Ó Conbhuí 08531749 SF WED Abstract This experiment was carried out to construct (with the exception of the AND and NOT gates) and investigate the outputs of AND, NAND, OR,
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. PuJen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits PuJen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits  Shift Registers  Basic Shift Register Functions Consist of an arrangement of flipflops. Important in
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4bit ripplethrough decade counter with a decimal readout display. Such a counter
More informationSequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
More informationFlipFlops and Sequential Circuit Design. ECE 152A Winter 2012
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationDigital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
More informationTECHGURU CLASSES for SSCJE/RAILWAYS/ORDINANCE
TECHGURU CLASSES for SSCE/RAILWAYS/ORDINANCE DIGITAL ELECTRONICS : CHAPTER  4 (SEUENTIAL CIRCUITS Problems on Sequential Cicuits : Flip  Flop. In sequential circuit the output state depend upon past
More informationSystems I: Computer Organization and Architecture
Systems I: omputer Organization and Architecture Lecture 8: Registers and ounters Registers A register is a group of flipflops. Each flipflop stores one bit of data; n flipflops are required to store
More informationContents COUNTER. Unit III Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divideby2 Counter... 3 Toggle FlipFlop...3 Frequency Division using Toggle Flipflops...5 Truth Table for a 3bit Asynchronous Up Counter...6 Modulo
More informationLOGIC DESIGN LABORATORY MANUAL
LOGIC DESIGN LABORATORY MANUAL Logic Design Laboratory Manual 1 EXPERIMENT: 1 LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various ICs and their specification.
More informationBINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
More informationChapter 5. FlipFlops, Registers, and Counters
Chapter 5 FlipFlops, Registers, and Counters Sensor Reset Set Memory element On Off Alarm Figure 5.1. Control of an alarm system. A B Figure 5.2. A simple memory element. Reset Set Figure 5.3. A memory
More informationANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH218 3108 Dr. A.P. Vajpeyi Email: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
More informationTo design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationModule3 SEQUENTIAL LOGIC CIRCUITS
Module3 SEQUENTIAL LOGIC CIRCUITS Till now we studied the logic circuits whose outputs at any instant of time depend only on the input signals present at that time are known as combinational circuits.
More informationOperating Manual Ver.1.1
4 Bit Binary Ripple Counter (UpDown Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94101, Electronic Complex Pardesipura, Indore 452010, India Tel : 91731 2570301/02, 4211100 Fax: 91731
More informationSequential Circuits Sequential circuits combinational circuits clocked sequential circuits gate delay
Sequential Circuits Sequential circuits are those with memory, also called feedback. In this, they differ from combinational circuits, which have no memory. The stable output of a combinational circuit
More informationUpon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd hapter 8 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ounting in Binary As you know, the binary count sequence
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED 2nd (Spring) term 22/23 5. LECTURE: REGISTERS. Storage registers 2. Shift
More informationCascaded Counters. Page 1 BYU
Cascaded Counters Page 1 ModN Counters Generally we are interested in counters that count up to specific count values Not just powers of 2 A modn counter has N states Counts from 0 to N1 then rolls
More informationLecture 8: Flipflops
Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flipflops and latches Lecture 8: Flipflops Professor Peter Cheung Department of EEE, Imperial
More informationBELS Digital IC Report
CMOS Digital IC Report 74HC00, Quad 2Input NAND Gate DIP14 3  A 500 0.24 74HCT00, Quad 2Input NAND Gate DIP14 3  A 501 0.36 74HC02, Quad 2 Input NOR DIP14 3  A 417 0.24 74HC04, Hex Inverter, buffered
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,
More informationChapter 5 Synchronous Sequential Logic 51 Sequential Circuits
Chapter 5 Synchronous Sequential Logic 51 Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice also include storage elements, which require
More informationAsynchronous counters, except for the first block, work independently from a system clock.
Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flipflops, they can be asynchronous or synchronous and they can
More informationThe components. E3: Digital electronics. Goals:
E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7segment display. 2 st. IC
More informationLecture 9: Flipflops
Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flipflops and latches Lecture 9: Flipflops Professor Peter Cheung Department of EEE, Imperial
More informationShift registers. 1.0 Introduction
Shift registers 1.0 Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flipflops connected in a chain so that the output from
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flipflops;
More informationUniversity of St. Thomas ENGR 230  Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54
Fall 2005 Instructor Texts University of St. Thomas ENGR 230  Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54 Lab: Section 1: OSS LL14 Tuesday
More informationChapter 5. Sequential Logic
Chapter 5 Sequential Logic Sequential Circuits (/2) Combinational circuits: a. contain no memory elements b. the outputs depends on the current inputs Sequential circuits: a feedback path outputs depends
More informationDigital Design. Assoc. Prof. Dr. Berna Örs Yalçın
Digital Design Assoc. Prof. Dr. Berna Örs Yalçın Istanbul Technical University Faculty of Electrical and Electronics Engineering Office Number: 2318 Email: siddika.ors@itu.edu.tr Grading 1st Midterm 
More informationSequential Logic Design Principles.Latches and FlipFlops
Sequential Logic Design Principles.Latches and FlipFlops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and FlipFlops SR Latch
More information2 hrs lecture 2 hrs lab 2 hrs section
Arab Academy for Science and Technology & Maritime Transport University/Academy: Arab Academy for Science and Technology & Maritime Transport Faculty/Institute: College of Computing and Information Technology
More informationChapter 9 Latches, FlipFlops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, FlipFlops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
More informationChapter 3. Sequential Logic Design. Copyright 2013 Elsevier Inc. All rights reserved.
Chapter 3 Sequential Logic Design 1 Figure 3.1 Crosscoupled inverter pair 2 Figure 3.2 Bistable operation of crosscoupled inverters 3 Figure 3.3 SR latch schematic 4 Figure 3.4 Bistable states of SR
More informationJEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 4 Credit Hours. Prepared By: John McDaniel March 2012
JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS 4 Credit Hours Prepared By: John McDaniel March 2012 Mary Beth Ottinger, Ph.D., Division Chair Dena McCaffrey, Ed.D., Interim Dean,
More informationCounter/shiftregister model. State machine model (cont d) General state machine model
CSE 37 Spring 26 Introduction to igital esign Lecture 8: Moore and Mealy Machines Last Lecture Finite State Machines Today Moore and Mealy Machines Counter/shiftregister model Values stored in registers
More informationPractical Workbook Digital Logic Design / Logic Design & Switching Theory
Practical Workbook Digital Logic Design / Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second edition  2015 Dept. of Computer & Information Systems Engineering NED University
More informationChapter 2 Digital Components. Section 2.1 Integrated Circuits
Chapter 2 Digital Components Section 2.1 Integrated Circuits An integrated circuit (IC) is a small silicon semiconductor crystal, called a chip, containing the electronic components for the digital gates
More informationPhiladelphia University Faculty of Information Technology Department of Computer Science  Semester, 2007/2008.
Philadelphia University Faculty of Information Technology Department of Computer Science  Semester, 2007/2008 Course Syllabus Course Title: Computer Logic Design Course Level: 1 Lecture Time: Course
More informationCHAPTER 11 LATCHES AND FLIPFLOPS
CHAPTER 11 LATCHES AND FLIPFLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 SetReset Latch 11.3 Gated D Latch 11.4 EdgeTriggered D FlipFlop 11.5 SR FlipFlop
More informationDesign of Digital Systems II Sequential Logic Design Principles (1)
Design of Digital Systems II Sequential Logic Design Principles (1) Moslem Amiri, Václav Přenosil Masaryk University Resource: Digital Design: Principles & Practices by John F. Wakerly Introduction Logic
More informationDigital Logic: Boolean Algebra and Gates
Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 CMPE2 Summer 28 Basic Logic Gates CMPE2 Summer 28 Slides by ADB 2 Truth Table The most basic representation of a logic function Lists the output
More informationIn Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current
Module 12 In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the current inputs. The following topics will be on sequential
More informationFlipFlops. Outline: 2. Timing noise
Outline: 2. Timing noise FlipFlops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. FlipFlop memory RSlatch example D and JK flipflops Flipflops
More informationFlipFlops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 FlipFlops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
More informationASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
More informationOutput depends on sequence of previous inputs Sequence of previous this is history History is a state that captures how you got here
Sequential Logic Output depends on sequence of previous inputs Sequence of previous this is history History is a state that captures how you got here " E.g., 35 cents vending = cents + cents + cents +
More informationLab 1: Study of Gates & Flipflops
1.1 Aim Lab 1: Study of Gates & Flipflops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flipflops. 1.2 Hardware Requirement a. Equipments 
More informationModeling Sequential Elements with Verilog. Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 41 Sequential Circuit Outputs are functions of inputs and present states of storage elements
More informationSequential Circuits: Latches & FlipFlops
Sequential Circuits: Latches & FlipFlops Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc
More informationCourse Requirements & Evaluation Methods
Course Title: Logic Circuits Course Prefix: ELEG Course No.: 3063 Sections: 01 & 02 Department of Electrical and Computer Engineering College of Engineering Instructor Name: Justin Foreman Office Location:
More informationDigital Logic Design Laboratory
Digital Logic Design Laboratory EE2731 Gabriel Augusto Marques Tarquinio de Souza Department of Electrical and Computer Engineering Louisiana State University and Agricultural and Mechanical College Baton
More informationPLL frequency synthesizer
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 4 Lab 4: PLL frequency synthesizer 1.1 Goal The goals of this lab exercise are:  Verify the behavior of a and of a complete PLL  Find capture
More informationDigital Systems CCPS1573
1. Name of Course 2. Course Code 3. Name(s) of academic staff 4. Rationale for the inclusion of the course/module in the programme Digital Systems CCPS1573 Faculty This module provides foundation knowledge
More informationGondwana University, Gadchiroli. Proposed Syllabus. B.Sc. II. Subject: Electronics. SemesterIII & IV. Board of Studies  Electronics
Gondwana University, Gadchiroli Proposed Syllabus B.Sc. II Subject: Electronics SemesterIII & IV Board of Studies  Electronics Gondwana University Gadchiroli Scheme of Bachelor of Science for Semester
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationFigure 7.1. Control of an alarm system. Figure 7.2. A simple memory element. Figure 7.3. A controlled memory element.
Sensor Set Memory element On Off Alarm A B Figure 7.. Control of an alarm system. Figure 7.2. A simple memory element. Load ata G A B Output Set G2 Figure 7.3. A controlled memory element. Figure 7.4.
More information