Counters. Non-synchronous (asynchronous) counters A 2-bit asynchronous binary counter High

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Counters. Non-synchronous (asynchronous) counters A 2-bit asynchronous binary counter High"

Transcription

1 Counters Learning objectives Understanding the operation and characteristics of asynchronous and synchronous counters Analyze counter circuits and counter timing diagrams Determine the sequence of a counter Determine the modulus of a counter Analyze various types of counters Construct of up/down synchronous counters Design of sequential systems Design of sequential counters with specified sequences Counter decoding by use of logic gates Applications of synchronous counter design stepper motor control A counter is an electronic circuit that is able to count the number of pulses applied to its input terminals. Essentially, a counter consists of cascade connection of a number of flip-flops, usually of either the J-K type or the D type which may be operated either synchronously or non-synchronously. With synchronous operation all the flip-flops making up the counter operate at the same instant in time under the control of a clock pulse. In the case of non-synchronous operation each flip-flop operates in turn. The first flip-flop is clocked by the external clock pulse and then successive flip-flop is clocked by the output of the preceding flip-flop. This means that each stage must change state before the following stage can do so. As a result, synchronous operation is much faster and the use of a non-synchronous counter is acceptable only when the speed of operation is not of particular importance. The possible applications for counters are many. They are often used for the direct counting of objects in industrial processes and of voltage pulses in digital circuits such as digital voltmeters. Counters can be used as frequency dividers and for the measurement of frequency and time. Non-synchronous (asynchronous) counters A 2-bit asynchronous binary counter High J FF Q J K The clock () is applied only to the clock input of, which is always the least significant bit (LSB). FF is triggered by the Q output of. change state at the positive-going edge of each clock pulse, but FF changes only when triggered by a positive-going transition of the Q output of

2 . Because of the propagation delay through a flip-flop, the counter operation is asynchronous. The timing diagram Outputs { Q(LSB) Q(MSB) For simplicity, the transitions of, Q, and the clock pulses are shown as simultaneous even though this is an asynchronous counter. Binary state sequence for the 2-bit asynchronous binary counter Clock pulse Q Initially (recycles) The term recycle is commonly applied to counter operation; it refers to the transition of the counter from its final state back to its original state. A 3-bit asynchronous binary counter High J FF Q J Q K FF2 J 2 K 2 The basic operation is the same as that of the 2-bit counter, except that the 3-bit counter has eight states, due to its three flip-flops. The 3-bit counter progress through a binary counter of zero through 7 and then recycles to the zero state. Asynchronous counters are also called ripple counters as an input clock pulse ripples through the counter, experiencing propagation delays, to reach the last flip-flop. Asynchronous decade counters The modulus of a counter is the number of unique states that the counter will sequence through. The

3 maximum modulus of a counter is 2 n, where n is the number of flip-flops in the counter. Counters can be designed to have a number of states in their sequence that is less than 2 n. The resulting sequence is called a truncated sequence. One common modulus for counters with truncated sequence is ten. Counters with ten states in their sequence are called decade counters. A decade counter with a count sequence of zero () through nine () is a BCD decade counter. This type of counter is useful in display applications in which BCD is required for conversion to a decimal readout. CLR High J FF Q J FF2 J 2 FF3 Q 3 J 3 K K 2 K 3 CLR CLR CLR CLR One way to make the counter recycle after the count of nine () is to decode count ten () with a NAND gate and connect the output of the NAND gate to the clear (CLR ) inputs of the flip-flops. Question: How many states does a modulus-4 counter have? What is the minimum number of flip-flops required? Synchronous counters The term synchronous refers to events that have a fixed time relationship with each other. A 2-bit synchronous binary counter High FF Q J J Q K Assume that the counter is initially in the binary state; that both flip-flops are RESET. When the positive edge of the first clock pulse is applied, will toggle and will therefore go HIGH. What happens to FF at the positive-going edge of? At first, inputs J and K are both LOW because of. Remember, there is a propagation delay from the triggering edge of the clock pulse until the Q output actually makes a transition. So, J = and K = when the leading edge of the first clock pulse

4 is applied. FF does not change state. After, =, Q =. When the leading edge of 2 occurs, will toggle and will go LOW. Since FF has a HIGH on J and K inputs at the triggering edge of this clock pulse, the flip-flop toggles and Q goes HIGH. Timing diagram Q * For simplicity, the propagation delay is not demonstrated. A 3-bit synchronous binary counter HIGH FF Q FF2 Q J J J 2 K K 2 Timing diagram Q Questions In an asynchronous counter, all filp-flops change states at the same time, true or false? How does a synchronous counter differ from an asynchronous counter? Comparison of synchronous and asynchronous counters A synchronous counter can operate at a much higher input frequency. However, the circuitry of the synchronous counter is more complex than that of the asynchronous counter.

5 Up/Down synchronous counters An up/down counter is one that is capable of progressing in either direction through a certain sequence. An up/down counter is sometimes called a bidirectional counter, can have any specified sequence of states. In general, most up/down counters can be reversed at any point in their sequence. Up {,, 2, 3, 4, 5, 4, 3, 2, 3, 4, 5, 6, 7, 6, 5, etc. { Up { { Down Down Up/Down sequence for a 3 bit binary counter Clock Pulse Next State Q An examination of for both the up and down sequence shows that toggles on each clock pulse. Thus, J = = For the up sequence, Q changes state on the next clock pulse when =. For the down sequence, Q changes state on the next clock pulse when =. Thus, the J and K inputs of FF must equal under the conditions expressed by the following equation: J = K = ( Q iup) + ( Q i DOWN) For the up sequence, changes state on the next clock pulse when = Q =. For the down sequence, changes state on the next clock pulse when = Q =. Thus, the J 2 and K 2 inputs of FF2 must equal under the conditions expressed by the following equation: J = K = ( Q iq iup) + ( Q iq i DOWN) 2 2 Each of the conditions for the J and K inputs of each flip-flop produces a toggle at the appropriate point in the counter sequence.

6 High UP QUP FF FF2 UP/DOWN J J Q J 2 K Q K 2 DOWN QDOWN UP/DOWN control input is HIGH for UP and LOW for DOWN Question What is the difference between the counting sequence of an up counter and a down counter? Design of synchronous sequential systems A general sequential system consists of a combinational logic section and a memory section (flip-flops). The design of sequential systems typically starts with a problem statement, a verbal description of the intended behavior of the system. The goal is to develop a block diagram of the system utilizing the available components and meeting the design objectives and constrains. Design example State table Q n Q n+ z x = x = A A B B A C C A D D A D B/ A/ C/ A state diagram D/ A state table shows for each input and present state what the output is and what the next state is. A state diagram is a graphical representation of the behavior of the system, showing for each input and present state what the output is and what the next state is. One possible state assignment Q Q A B C D

7 From either the state diagram or the state table, we can construct the design truth table for the next state. Q x Q n n Q,n+,n+ A B C D A B C D We can now map Q,n+,,n+, and z QQ 2 QQ 2 Q z Q,n+,n+ We thus have the state equations Q = xq + xq, n+ 2n n Q = xq + xq 2, n+ 2 z = Q Q n 2n For the D flip-flop, the design table Q n Q n+ D The equations Implementation using D flip-flop D = xq + xq 2n n D = xq + xq 2 2

8 x D Q z Q D Question How many sections does a sequential system consist of? What is the state diagram? Design of synchronous counters Step : State diagram A counter is first described by a state diagram, which shows the progression of states through which the counter advances when it is clocked. Step 2: Next-state table Once the sequential circuit is defined by a state diagram, the next step is to derive a next-state table, which lists each state of the counter (present state) along with the corresponding next state. The next state is the state that the counter goes to from its present state upon application of a clock pulse. The next state is derived from the state diagram. Present State Next State Q Q

9 Step 3: Flip-flop transition table All possible output transitions are listed by showing the Q output of the flip-flop going from present states to next states. Q n is the present state of the flip-flop (before a clock pulse) and Q n+ is the next state (after a clock pulse). For each output transition, the J and K inputs that will cause the transition to occur are listed. The s indicate a don t care (the input can be either or ). Output Transition Flip-Flop Inputs Q n Q n+ J K To design the counter, the transition table is applied to each of the flip-flops in the counter, based on the next-state table. Step 4: Karnaugh maps Karnaugh maps can be used to determine the logic required for the J and K inputs of each flip-flop in the counter. There is a Karnaugh map for the J input and a Karnaugh map for the K input of each flip-flop. Example of Karnaugh map procedure: J map K map Q Q The completed Karnaugh maps for all three flip-flops

10 Q QQ QQ 2 J map 2 Q J map Q J map Q Q Q Q Q Q QQ K 2 map K map Q K map Q Step 5: Logic expression for flip-flop inputs From the completed Karnaugh maps for all three flip-flops, the following expressions for the J and K inputs of each flip-flop can be obtained: J = Q Q + Q Q = Q Q K = Q Q + Q Q = Q Q J = Q Q K = Q Q 2 2 J = QQ K = QQ 2 2 Step 6: Counter implementation The final step is to implement the combinational logic from the expressions for the J and K inputs and connect the flip-flops to form the complete 3-bit counter. J FF Q J FF2 J 2 Q K K 2 A summary of steps (can be applied to any sequential circuit):. Specify the counter sequence and draw a state diagram. 2. Derive a next-state table from the state diagram. 3. Develop a transition table showing the flip-flop inputs required for each transition. The transition

11 table is always the same for a given type of flip-flop. 4. Transfer the J and K states from transition table to Karnaugh maps. There is a Karnaugh map for each input of each flip-flop. 5. Group the Karnaugh map cells to generate and derive the logic expression for each flip-flop input. 6. Implement the expressions with combinational logic, and combine with the flip-flop to create the counter. Example Design a counter with the irregular binary count sequence shown in the state diagram as shown. Use J-K flip-flops. () (7) (2) (5) Solution Step : A 3-bit counter is required to implement this sequence. The invalid states (, 3, 4, 6) can be treated as don t cares in the design. However, if the counter should erroneously get into an invalid state, we must make sure that it goes back to a valid state. Step 2: The next-state table is developed from the state diagram. Present State Next State Q Q Step 3: The transition table for the J-K flip-flop is shown. Output Transition Flip-Flop Inputs Q n Q n+ J K Step 4: The J and K inputs are plotted on the present-state Karnaugh maps. Also don t cares can be placed in the cells corresponding to the invalid states of,,, and, as indicated by the red s.

12 Q J 2 map Q Q J map Q J map Q Q Q Q K map 2 K map K map Step 5: Group the s, taking the advantage of as many of the don t care states as possible for maximum simplification. The expression for each J and K input taken from the maps is as follows: J =, K = Q 2 J = K = J = K = Q 2 2 Step 6: The implementation of the counter is as shown. HIGH HIGH FF Q FF2 J J J 2 K K 2 An analysis shows that if the counter, by accident, gets into one of the invalid states (, 3, 4, 6), it will always return to a valid state according to the following sequence: 3 4 7, and 6. Counters with nonstandard sequences One convention that makes the design process easier is to list the present states, including unused states, even if the circuit does not count in binary order. Since the synchronous input functions are Boolean functions of the present state variables, keeping them in truth table order allows us easily to use familiar techniques of simplification, such as K-maps. Example Design a synchronous sequential circuit that will produce the biquinary sequence shown in the state diagram. Test the unused states to ensure that they enter the main sequence in one or more clock pulses.

13 Solution State table for a Biquinary Sequence Counter Present state Q D Q C Q B Q A Next state Q D Q C Q B Q A J D K D J C K C J B K B J A K A The J and K inputs indicated in the above table are loaded into Karnaugh maps as shown in the following figure.

14 QQ D C Q B Q A QQ D C Q B Q A Q C Q C J D K D QQ B A QQ D C QQ QQ B A QQ D C B A J C K C QQ B A QQ D C QQ B A QQ D C Q A Q A J B K B QQ B A QQ D C Q C QQ B A QQ D C J A K A This yields the following Boolean equations for the synchronous inputs: J = Q K = Q J = Q Q K = D C, D C, C B A, C J = Q K = Q J = Q, K = B A, B A, A C A The counter derived from these Boolean equations. J A Q A J B Q B J C Q C J 2 Q D K A K B K C Q C K 2

15 There are six unused states in the count sequence. Each of them is tested as shown in the following table. Present state Q D Q C Q B Q A J D K D J C K C J B K B J A K A Next state Q D Q C Q B Q A The revised state diagram is shown in the following figure, including the six unused states. Questions What determine the counter sequence for a counter circuit? The synchronous counter design procedure can be used for the following sequence:,,,,,,, and repeat, true or false? Counter Decoding In many applications, it is necessary that some or all of the counter states be decoded. The decoding of a counter involves using decoders or logic gates to determine when the counter is in a certain binary state in its sequence. To decode binary state 6 () of a 3-bit binary counter, when =, Q =, =, a HIGH appears on the output of the decoding gate, indicating that the counter is at state 6. This is called active-high decoding.

16 High J FF J Q K LSB Decoded 6 QQQ 2 Q FF2 J 2 Example Implement the decoding of binary state 2 and binary state 7 of a 3-bit synchronous counter. Show the entire counter timing diagram and the output waveforms of the decoding gates. Binary 2 = QQQ, and 2 binary 7 = Q. Solution High Q LSB J FF Q J K 2 MSB FF2 MSB J 2 K K Q Decoded outputs { 2 7 Applications of synchronous counter design -- stepper motor control A stepper motor is a motor that rotates in steps, typically 5 per step, rather than in a continuous motion. Magnetic coils or windings within the motor must be energized and deenergized in a specific sequence in order to produce this stepping action. Digital signals are normally used to control the current in each of the motor s coils. Stepper motors are used extensively in situation s where precise position control is needed, such as in positioning of read/write head on magnetic disks, in controlling

17 print heads in printers and in robots. D (Direction input) Synch Counter A A B B Coil Current amplifiers Coil CW 4 Step (clock) 2 CCW 3 Stepper motor For the motor to rotate properly, coils and 2 must always be in opposite states; that is, when coil is energized, coil 2 is not, and vice versa. Likewise, coil 3 and coil 4 must always be in opposite states. The outputs of a two-bit synchronous counter are used to control the current in the four coils; A and A control coils and 2, and B and B control coils 3 and 4. The current amplifiers are needed because the Flip-flop outputs cannot supply the amount of current that the coils require. Because this stepper motor can rotate either clockwise (CW) or counter-clockwise (CCW), we have a Direction input, D, which is used to control the direction of rotation. The state diagram For CW rotation to occur, we must have D =, and the state of the counter BA, must follow the sequence,,,,,,, and so on, as it is clocked by the Step input signal. For CCW rotation, D =, and the counter must follow the sequence,,,,,,,, and so on. CW rotation D = CCW rotation D = Next state and transition table Present State D B A Next state B A Control inputs J B K B J A K A

18 K maps D BA D BA D BA D BA J B K B J A K A J = DA+ DA= D A, K = DA+ DA= D A B J = DB+ DB= D B, K = DB+ DB= D B A Synchronous counter implementation from the J, K equations B A B B To current amplifiers A A To current amplifiers J B B J A A K B B K A A Step D (direction) Review Questions What is a counter? How many states does a modulus- counter have? What is a state diagram? What is the next-state table? What is the procedure for designing a synchronous counter? A certain J-K flip-flop has propagation delay of 2 ns. What is the largest modulus of the counter that can be constructed from these flip-flops and still operate up to MHz? True or false: The synchronous counter design procedure can be used for the following sequence:,,,,,, and repeat.

19 Exercises. By analyzing the J and K inputs to each flip-flop prior to each clock pulse, prove that the decade counter in the following figure progresses through a BCD sequence. Explain how these conditions in each case cause the counter to go to the next proper state. High J J Q Q2 Q 3 J J 3 Q 3 K FF K FF2 K 3 FF3 2. Determine the sequence of the counter in the following figure. Begin with the counter cleared. High J J Q J J 3 Q 3 K K K 3 FF FF2 FF3 3. Analyze the sequential circuit as shown in the following figure. Write down the input equation, next state equation and output equation and draw the output waveforms of Q, and Y for the 4 consecutive clock pulses. Assume that Q and are initially Reset. D Q D D Y Q 4. Design a counter to give the necessary states from (state ) through to (state 7). Use D-type flip-flops. 5. Write the logic expression of a mod-6 binary up-counter using J-K type flip-flops.

Module 3: Floyd, Digital Fundamental

Module 3: Floyd, Digital Fundamental Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental

More information

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and

More information

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation

More information

Counters and Decoders

Counters and Decoders Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd hapter 8 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ounting in Binary As you know, the binary count sequence

More information

1. Realization of gates using Universal gates

1. Realization of gates using Universal gates 1. Realization of gates using Universal gates Aim: To realize all logic gates using NAND and NOR gates. Apparatus: S. No Description of Item Quantity 1. IC 7400 01 2. IC 7402 01 3. Digital Trainer Kit

More information

Contents COUNTER. Unit III- Counters

Contents COUNTER. Unit III- Counters COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo

More information

Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS

Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS Chapter - 5 FLIP-FLOPS AND SIMPLE FLIP-FLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational

More information

Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

More information

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse. DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting

More information

Karnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.

Karnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g. Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0

More information

Fig1-1 2-bit asynchronous counter

Fig1-1 2-bit asynchronous counter Digital electronics 1-Sequential circuit counters Such a group of flip- flops is a counter. The number of flip-flops used and the way in which they are connected determine the number of states and also

More information

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital

More information

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

More information

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013 DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,

More information

Digital Logic Design Sequential circuits

Digital Logic Design Sequential circuits Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register

More information

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.

More information

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.

More information

Sequential Logic Design

Sequential Logic Design Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.

More information

DIGITAL SYSTEM DESIGN LAB

DIGITAL SYSTEM DESIGN LAB EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flip-flops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC

More information

Counters are sequential circuits which "count" through a specific state sequence.

Counters are sequential circuits which count through a specific state sequence. Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:

More information

Counters & Shift Registers Chapter 8 of R.P Jain

Counters & Shift Registers Chapter 8 of R.P Jain Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of Modulo-N ripple counter, Up-Down counter, design of synchronous counters with and without

More information

Asynchronous Counters. Asynchronous Counters

Asynchronous Counters. Asynchronous Counters Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter

More information

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count

More information

ASYNCHRONOUS COUNTERS

ASYNCHRONOUS COUNTERS LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding

More information

Lecture 8: Flip-flops

Lecture 8: Flip-flops Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 8: Flip-flops Professor Peter Cheung Department of EEE, Imperial

More information

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1 WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits

More information

Lecture 9: Flip-flops

Lecture 9: Flip-flops Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flip-flops and latches Lecture 9: Flip-flops Professor Peter Cheung Department of EEE, Imperial

More information

This representation is compared to a binary representation of a number with N bits.

This representation is compared to a binary representation of a number with N bits. Chapter 11 Analog-Digital Conversion One of the common functions that are performed on signals is to convert the voltage into a digital representation. The converse function, digital-analog is also common.

More information

Module-3 SEQUENTIAL LOGIC CIRCUITS

Module-3 SEQUENTIAL LOGIC CIRCUITS Module-3 SEQUENTIAL LOGIC CIRCUITS Till now we studied the logic circuits whose outputs at any instant of time depend only on the input signals present at that time are known as combinational circuits.

More information

Shift registers. 1.0 Introduction

Shift registers. 1.0 Introduction Shift registers 1.0 Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from

More information

BINARY CODED DECIMAL: B.C.D.

BINARY CODED DECIMAL: B.C.D. BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.

More information

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters: Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

More information

Flip Flop BCD Counter

Flip Flop BCD Counter Flip Flop BCD Counter S k i l l L e v e l : B e g i n n e r OVERVIEW The Flip Flop Counter discussed in this article is a Asynchronous counter and will give an output in BCD (Binary Coded Decimal). The

More information

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction

More information

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users

More information

Timing pulses & counters

Timing pulses & counters Timing pulses & counters Timing Pulses Important element of laboratory electronics Pulses can control logical sequences with precise timing. If your detector sees a charged particle or a photon, you might

More information

CHAPTER 3 Boolean Algebra and Digital Logic

CHAPTER 3 Boolean Algebra and Digital Logic CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4

More information

CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS

CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS CHAPTER IX-1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249-275 FROM MANO AN KIME CHAPTER IX-2 INTROUCTION -INTROUCTION Like combinational building blocks, we can also develop

More information

Tutorial 1: Chapter 1

Tutorial 1: Chapter 1 Tutorial 1: hapter 1 1. Figure 1.1 shows the positive edge triggered D flip flop, determine the output of Q 0, assume output is initially LOW. Figure 1.1 2. For the positive edge-triggered J-K flip-flop

More information

ENEE 244 (01**). Spring 2006. Homework 5. Due back in class on Friday, April 28.

ENEE 244 (01**). Spring 2006. Homework 5. Due back in class on Friday, April 28. ENEE 244 (01**). Spring 2006 Homework 5 Due back in class on Friday, April 28. 1. Fill up the function table (truth table) for the following latch. How is this latch related to those described in the lectures

More information

Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

More information

Practical Workbook Digital Logic Design / Logic Design & Switching Theory

Practical Workbook Digital Logic Design / Logic Design & Switching Theory Practical Workbook Digital Logic Design / Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second edition - 2015 Dept. of Computer & Information Systems Engineering NED University

More information

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage

More information

Electronic Troubleshooting. Chapter 10 Digital Circuits

Electronic Troubleshooting. Chapter 10 Digital Circuits Electronic Troubleshooting Chapter 10 Digital Circuits Digital Circuits Key Aspects Logic Gates Inverters NAND Gates Specialized Test Equipment MOS Circuits Flip-Flops and Counters Logic Gates Characteristics

More information

CHAPTER TEN. 10.1 New Truth Table Symbols. 10.1.1 Edges/Transitions. Memory Cells

CHAPTER TEN. 10.1 New Truth Table Symbols. 10.1.1 Edges/Transitions. Memory Cells CHAPTER TEN Memory Cells The previous chapters presented the concepts and tools behind processing binary data. This is only half of the battle though. For example, a logic circuit uses inputs to calculate

More information

2012-13 Department of Electronics & Communication

2012-13 Department of Electronics & Communication (A constituent college of Sri Siddhartha University) 2012-13 Department of Electronics & Communication LOGIC DESIGN LAB MANUAL III SEM BE Name : Sem :. Sec: Logic Design Lab Manual Contents Exp No Title

More information

Flip-Flops. Outline: 2. Timing noise

Flip-Flops. Outline: 2. Timing noise Outline: 2. Timing noise Flip-Flops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. Flip-Flop memory RS-latch example D and JK flip-flops Flip-flops

More information

Figure 2.1(a) Bistable element circuit.

Figure 2.1(a) Bistable element circuit. 3.1 Bistable Element Let us look at the inverter. If you provide the inverter input with a 1, the inverter will output a 0. If you do not provide the inverter with an input (that is neither a 0 nor a 1),

More information

Lecture 10: A Design Example - Traffic Lights

Lecture 10: A Design Example - Traffic Lights Lecture 10: A Design Example - Traffic Lights In this lecture we will work through a design example from problem statement to digital circuits. The Problem The traffic department is trying out a new system

More information

Asynchronous counters, except for the first block, work independently from a system clock.

Asynchronous counters, except for the first block, work independently from a system clock. Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flip-flops, they can be asynchronous or synchronous and they can

More information

Memory Elements. Combinational logic cannot remember

Memory Elements. Combinational logic cannot remember Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic

More information

Sequential Circuits: Latches & Flip-Flops

Sequential Circuits: Latches & Flip-Flops Sequential Circuits: Latches & Flip-Flops Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc

More information

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,

More information

5. Sequential CMOS Logic Circuits

5. Sequential CMOS Logic Circuits 5. Sequential CMOS Logic Circuits In sequential logic circuits the output signals is determined by the current inputs as well as the previously applied input variables. Fig. 5.1a shows a sequential circuit

More information

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted. 3 Flip-Flops Flip-flops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory

More information

Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

More information

Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012

Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012 Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

More information

Flip-Flops and Sequential Circuit Design

Flip-Flops and Sequential Circuit Design Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

More information

Engr354: Digital Logic Circuits

Engr354: Digital Logic Circuits Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;

More information

Chapter 8. Sequential Circuits for Registers and Counters

Chapter 8. Sequential Circuits for Registers and Counters Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State

More information

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates

More information

Synchronous Sequential Logic. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Synchronous Sequential Logic. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University Synchronous Sequential Logic Logic and Digital System Design - S 33 Erkay Savaş Sabanci University Sequential Logic Digital circuits we have learned, so far, have been combinational no memory, outputs

More information

CS311 Lecture: Sequential Circuits

CS311 Lecture: Sequential Circuits CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce

More information

Cascaded Counters. Page 1 BYU

Cascaded Counters. Page 1 BYU Cascaded Counters Page 1 Mod-N Counters Generally we are interested in counters that count up to specific count values Not just powers of 2 A mod-n counter has N states Counts from 0 to N-1 then rolls

More information

7. Sequential Circuits - Combinational vs. Sequential Circuits - 7. Sequential Circuits - State (2) - 7. Sequential Circuits - State (1) -

7. Sequential Circuits - Combinational vs. Sequential Circuits - 7. Sequential Circuits - State (2) - 7. Sequential Circuits - State (1) - Sistemas Digitais I LESI - 2º ano Lesson 7 - Sequential Systems Principles Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática - Combinational vs. Sequential Circuits - Logic circuits are

More information

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012 Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR

More information

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161

More information

Gondwana University, Gadchiroli. Proposed Syllabus. B.Sc. II. Subject: Electronics. Semester-III & IV. Board of Studies - Electronics

Gondwana University, Gadchiroli. Proposed Syllabus. B.Sc. II. Subject: Electronics. Semester-III & IV. Board of Studies - Electronics Gondwana University, Gadchiroli Proposed Syllabus B.Sc. II Subject: Electronics Semester-III & IV Board of Studies - Electronics Gondwana University Gadchiroli Scheme of Bachelor of Science for Semester

More information

ECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo

ECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo ECE 223 Digital Circuits and Systems Synchronous Logic M. Sachdev Dept. of Electrical & Computer Engineering University of Waterloo Sequential Circuits Combinational circuits Output = f (present inputs)

More information

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

More information

Unit 4 Session - 15 Flip-Flops

Unit 4 Session - 15 Flip-Flops Objectives Unit 4 Session - 15 Flip-Flops Usage of D flip-flop IC Show the truth table for the edge-triggered D flip-flop and edge-triggered JK flip-flop Discuss some of the timing problems related to

More information

Digital Logic Design Laboratory

Digital Logic Design Laboratory Digital Logic Design Laboratory EE2731 Gabriel Augusto Marques Tarquinio de Souza Department of Electrical and Computer Engineering Louisiana State University and Agricultural and Mechanical College Baton

More information

CHAPTER 11: Flip Flops

CHAPTER 11: Flip Flops CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach

More information

Basic bistable element. Chapter 6. Latches vs. flip-flops. Flip-flops

Basic bistable element. Chapter 6. Latches vs. flip-flops. Flip-flops Basic bistable element hapter 6 It is a circuit having two stable conditions (states). It can be used to store binary symbols. Flip-Flops and Simple Flip-Flop Applications.. Huang, 24 igital Logic esign

More information

Wiki Lab Book. This week is practice for wiki usage during the project.

Wiki Lab Book. This week is practice for wiki usage during the project. Wiki Lab Book Use a wiki as a lab book. Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people). This week is practice

More information

Flip-Flops, Registers, Counters, and a Simple Processor

Flip-Flops, Registers, Counters, and a Simple Processor June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number

More information

Chapter 5. Sequential Logic

Chapter 5. Sequential Logic Chapter 5 Sequential Logic Sequential Circuits (/2) Combinational circuits: a. contain no memory elements b. the outputs depends on the current inputs Sequential circuits: a feedback path outputs depends

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

Chapter 5 Latch and flip-flop

Chapter 5 Latch and flip-flop 257 Chapter 5 Latch and flip-flop «from the ground up I-2013b --- Copyright Daniele Giacomini -- appunti2@gmail.com http://a3.informaticalibera.net 5.1 Propagation delay..................................

More information

ET398 LAB 6. Flip-Flops in VHDL

ET398 LAB 6. Flip-Flops in VHDL ET398 LAB 6 Flip-Flops in VHDL Flip-Flops March 3, 2013 Tiffany Turner OBJECTIVE The objectives of this lab are for you to begin the sequential and memory programming using flip flops in VHDL program.

More information

DEPARTMENT OF INFORMATION TECHNLOGY

DEPARTMENT OF INFORMATION TECHNLOGY DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

More information

Chapter 14 Sequential logic, Latches and Flip-Flops

Chapter 14 Sequential logic, Latches and Flip-Flops Chapter 14 Sequential logic, Latches and Flip-Flops Flops Lesson 2 Sequential logic circuit, Flip Flop and Latch Introduction Ch14L2--"Digital Principles and Design", Raj Kamal, Pearson Education, 2006

More information

Lab 1: Study of Gates & Flip-flops

Lab 1: Study of Gates & Flip-flops 1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -

More information

Latches and Flip-Flops characterestics & Clock generator circuits

Latches and Flip-Flops characterestics & Clock generator circuits Experiment # 7 Latches and Flip-Flops characterestics & Clock generator circuits OBJECTIVES 1. To be familiarized with D and JK flip-flop ICs and their characteristic tables. 2. Understanding the principles

More information

Sequential Circuits: Latches & Flip-Flops

Sequential Circuits: Latches & Flip-Flops ESD I Lecture 3.b Sequential Circuits: Latches & Flip-Flops 1 Outline Memory elements Latch SR latch D latch Flip-Flop SR flip-flop D flip-flop JK flip-flop T flip-flop 2 Introduction A sequential circuit

More information

Edge-Triggered D-type Flip-flop

Edge-Triggered D-type Flip-flop Edge-Triggered D-type Flip-flop The transparent D-type flip-flop is written during the period of time that the write control is active. However there is a demand in many circuits for a storage device (flip-flop

More information

The equation for the 3-input XOR gate is derived as follows

The equation for the 3-input XOR gate is derived as follows The equation for the 3-input XOR gate is derived as follows The last four product terms in the above derivation are the four 1-minterms in the 3-input XOR truth table. For 3 or more inputs, the XOR gate

More information

Chapter 6 Digital Arithmetic: Operations & Circuits

Chapter 6 Digital Arithmetic: Operations & Circuits Chapter 6 Digital Arithmetic: Operations & Circuits Chapter 6 Objectives Selected areas covered in this chapter: Binary addition, subtraction, multiplication, division. Differences between binary addition

More information

LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III

LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III LAB MANUAL SUBJECT: DIGITAL LOGIC DESIGN AND APPLICATIONS SE (COMPUTERS) SEM III 1 INDEX Sr. No Title of the Experiment 1 Study of BASIC Gates 3 2 Universal Gates 6 3 Study of Full & Half Adder & Subtractor

More information

Napier University. School of Engineering. Electronic Engineering A Module: SE42205 Digital Design

Napier University. School of Engineering. Electronic Engineering A Module: SE42205 Digital Design Napier University School of Engineering Digital Design Clock + U1 out 5V "1" "2" "4" JK-FF D JK-FF C JK-FF B U8 SN7408 signal U4 SN74107 U5 SN74107 U6 SN74107 U3 SN7408 U2 J Q J Q & J Q & K CQ K CQ K CQ

More information

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation

More information

Decimal Number (base 10) Binary Number (base 2)

Decimal Number (base 10) Binary Number (base 2) LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

2 hrs lecture 2 hrs lab 2 hrs section

2 hrs lecture 2 hrs lab 2 hrs section Arab Academy for Science and Technology & Maritime Transport University/Academy: Arab Academy for Science and Technology & Maritime Transport Faculty/Institute: College of Computing and Information Technology

More information

The components. E3: Digital electronics. Goals:

The components. E3: Digital electronics. Goals: E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC

More information

Higher National Unit Specification. General information for centres. Unit title: Digital Electronics. Unit code: DN4E 34

Higher National Unit Specification. General information for centres. Unit title: Digital Electronics. Unit code: DN4E 34 Higher National Unit Specification General information for centres Unit code: DN4E 34 Unit purpose: The Unit is designed to enable candidates to know, understand and apply the basic concepts of digital

More information

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS90 is a synchronous UP/DOWN BCD Decade (842) Counter and the SN54/74LS9 is a synchronous UP/DOWN Modulo-6

More information

Operating Manual Ver.1.1

Operating Manual Ver.1.1 4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-

More information

Digital Electronics. 5.0 Sequential Logic. Module 5

Digital Electronics. 5.0 Sequential Logic.  Module 5 Module 5 www.learnabout-electronics.org Digital Electronics 5.0 Sequential Logic What you ll learn in Module 5 Section 5.0 Introduction to Sequential Logic Circuits. Section 5.1 Clock Circuits. RC Clock

More information