Boolean Algebra and Digital Circuits Part 3: Logic Gates and Combinatorial Circuits



Similar documents
Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

CHAPTER 3 Boolean Algebra and Digital Logic

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Binary Adders: Half Adders and Full Adders

Understanding Logic Design

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Chapter 2 Logic Gates and Introduction to Computer Architecture

Let s put together a Manual Processor

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

Gates, Circuits, and Boolean Algebra

Systems I: Computer Organization and Architecture

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Digital Electronics Detailed Outline

Circuits and Boolean Expressions

CSE140 Homework #7 - Solution

Logic in Computer Science: Logic Gates

Counters and Decoders

Two's Complement Adder/Subtractor Lab L03

International Journal of Electronics and Computer Science Engineering 1482

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

Sistemas Digitais I LESI - 2º ano

COMBINATIONAL CIRCUITS

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

Online Development of Digital Logic Design Course

Combinational Logic Design

DEPARTMENT OF INFORMATION TECHNLOGY

Three-Phase Dual-Rail Pre-Charge Logic

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Adder.PPT(10/1/2009) 5.1. Lecture 13. Adder Circuits

EE360: Digital Design I Course Syllabus

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Digital Systems. Syllabus 8/18/2010 1

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

Lecture 5: Gate Logic Logic Optimization

Digital Circuit Design

University of St. Thomas ENGR Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

ENTC 219 Digital Electronics Fall 2015 TR 11:10 12:25 Thompson 121

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

BINARY CODED DECIMAL: B.C.D.

e.g. τ = 12 ps in 180nm, 40 ps in 0.6 µm Delay has two components where, f = Effort Delay (stage effort)= gh p =Parasitic Delay

Course Requirements & Evaluation Methods

Two-level logic using NAND gates

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Lecture #21 April 2, 2004 Relays and Adder/Subtractors

2 Elements of classical computer science

2.0 Chapter Overview. 2.1 Boolean Algebra

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

Decimal Number (base 10) Binary Number (base 2)

CMOS Binary Full Adder

Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Figure 8-1 Four Possible Results of Adding Two Bits

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Computer System: User s View. Computer System Components: High Level View. Input. Output. Computer. Computer System: Motherboard Level

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Basic Logic Gates Richard E. Haskell

Chapter 7 Memory and Programmable Logic

The components. E3: Digital electronics. Goals:

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

AN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION

BOOLEAN ALGEBRA & LOGIC GATES

Lecture 8: Synchronous Digital Systems

3.Basic Gate Combinations

ENGI 241 Experiment 5 Basic Logic Gates

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Introducción. Diseño de sistemas digitales.1

5 Combinatorial Components. 5.0 Full adder. Full subtractor

Introduction to Digital System Design

6.004 Computation Structures Spring 2009

CHAPTER 1 ENGINEERING PROBLEM SOLVING. Copyright 2013 Pearson Education, Inc.

CPU Organization and Assembly Language

Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells

Addressing The problem. When & Where do we encounter Data? The concept of addressing data' in computations. The implications for our machine design(s)

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

CS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions

A s we saw in Chapter 4, a CPU contains three main sections: the register section,

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

CSE140: Components and Design Techniques for Digital Systems

Using Logic to Design Computer Components

Lab 1: Full Adder 0.0

1. Convert the following base 10 numbers into 8-bit 2 s complement notation 0, -1, -12

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Floating Point Fused Add-Subtract and Fused Dot-Product Units

Building a computer. Electronic Numerical Integrator and Computer (ENIAC)

MULTIPLE CHOICE FREE RESPONSE QUESTIONS

Introduction to VLSI Programming. TU/e course 2IN30. Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Transcription:

Boolean Algebra and Digital Circuits Part 3: Logic Gates and Combinatorial Circuits

Logic Gates a gate implements a simple boolean function such as AND, OR or NOT constructed using a few transistors basic building block of digital design AND. OR + NOT XOR (the circle in the NOT gate represents complement)

Universal Gates recall that all other gates can be constructed using NAND gates alone, or NOR gates alone so these are our universal gates NAND. NOR +

Multiple Inputs and Outputs z OR ++z three input OR gate z AND..z three input AND gate AND Q =. Q =. two output AND gate adapted from figs 3.6-3.8, Computer Organization & Architecture

Digital Circuits we can build boolean functions using gates: F(,, z) = +.z z F and sum of products can make construction simple: F = z + z + z F and for efficienc we could alwas simplif further b using kmaps before construction z

Subtle Uses of Logic Gates the functionalit we see in high-level languages is built upon lower level circuits and sometimes this can be eploited to improve efficienc and performance: using XOR to swap 2 variables' values: = XOR = XOR = XOR using AND to mask bits: for a bte z, to find if its 4th bit is set use z AND 000010002 in general, set the bits ou want to keep to 1, set others to 0, then AND with our bte (/word)

Integrated Circuits a modular approach we've seen that individual gates can be combined to perform more comple functions however gates aren't usuall manufactured individuall but instead a collection of them are etched onto an integrated circuit we use one or man of these ICs to create a boolean function

IC Small Scale Integration (SSI) Eample here's an integrated chip with just four NAND gates (note that modern chips have VLSI or ULSI) 1 2 3 4 5 6 7 figure 3.10, Computer Organization & Architecture

Implementing a Function on the Simple IC F F(,) = + converted to just NANDs = (. ). (. ) 1 2 3 4 5 6 7

Combinatorial Circuits the eamples we've seen so far are combinatorial circuits the output is based entirel upon the input values the produce an output at the (notional) instant when the input values are specified so all input values must arrive at the same time for them to work the can't 'remember' the inputs if some arrive later than others we'll see later what to do if the inputs arrive sequentiall for now we'll look at some useful combinatorial circuits

Half-Adder we want to be able to add binar numbers in the Arithmetic Logic Unit (ALU) let's start with a half-adder which can add two bits together: so could we simpl combine a set of half-adders to perform addition on words of an size we choose? no, because we need to account for the carr in table 3.9, figure 3.11, Computer Organization & Architecture

Full-Adder a full-adder takes account of the carr in......and we see how the half-adder got it name figure 3.12, Computer Organization & Architecture

Ripple-Carr Adder the full-adder can be combined to create a ripple-carradder which can add words together figure 3.13, Computer Organization & Architecture note that in realit we now have far more efficient adders (40%-90% faster!) through the use of optimisations based upon parallelisation and handling of the carr bit

Decoder uses the combination of the input values to select one specific output line so, with two inputs and, there are 4 possible combinations:.,.,.,. and we create an output line for each: figure 3.14, Computer Organization & Architecture this is useful for building circuits which can determine which memor address to access, or which function to perform based upon the input

Multipleer selects a single output from several inputs uses control lines to determine which input to route like the inputs & output of a home theatre receiver figure 3.14, Computer Organization & Architecture

Simple 2-bit ALU control codes: 00 = A + B 01 = NOT A 10 = A OR B 11 = A AND B figure 3.15, Computer Organization & Architecture

Simple 2-bit ALU 0 1 1 0 1 0 OR function enabled (code 10) with inputs of 01 & 10 and an output of 11 figure 3.15, Computer Organization & Architecture

To Conclude we can build comple circuits in a modular fashion either b combining individual gates or b combining integrated circuits but so far these circuits require that the inputs arrive and are handled at the same time the are memorless so net lecture we'll see how to account for memor and timing needs

References & Further Learning outline primaril based upon: Chapter 3, Computer Organization & Architecture (3rd Edition), Null & Lobur other material used for reference: Chapter 3, Fundamentals of Computer Architecture, Burrell suggested learning activities: make sure that ou understand how the full adder works perhaps trace the flow for a 4-bit adder tr to follow instructions through the simple 2-bit ALU