Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation
|
|
|
- Alvin Long
- 9 years ago
- Views:
Transcription
1 Karnaugh Maps Applications of Boolean logic to circuit design The basic Boolean operations are AND, OR and NOT These operations can be combined to form complex expressions, which can also be directly translated into a hardware circuit Boolean algebra helps us simplify expressions and circuits Karnaugh Map: A graphical technique for simplifying an expression into a minimal sum of products (MSP) form: There are a minimal number of product terms in the expression Each term has a minimal number of literals Circuit-wise, this leads to a minimal two-level implementation 1
2 Review: Minterm A product term in which all the variables appear exactly once, either complemented or uncomplemented, is called a minterm A minterm represents exacly one combination of the binary variables in a truth table. It has the value of 1 for that combination and 0 for the others 2
3 Review: Maxterm A sum term in which all the variables appear exactly once, either complemented or uncomplemented, is called a maxterm A maxterm represents exacly one combination of the binary variables in a truth table. It has the value of 0 for that combination and 1 for the others A minterm and maxterm with the same subscript are the complements of each other, i.e., M j = m j 3
4 Review: Sum of Minterms A Boolean function can be represented algebraically from a given truth table by forming the logical sum of all the minterms that produce a 1 in the function. This expression is called a sum of minterms F= X + X + X + X = m 0 + m 2 + m 5 + m 7 F(X,,)= Σm(0,2,5,7) 4
5 Review: Product of Maxterms A Boolean function can be represented algebraically from a given truth table by forming the logical product of all the maxterms that produce a 0 in the function. This expression is called a product of maxterms F= (X++ )(X+ + )(X ++)(X + +) = M 1. M 3. M 4. M 6 F(X,,)= M(1,3,4,6) To convert a Boolean function F from SoM to PoM: Find F in SoM form Find F= (F ) in PoM form 5
6 Review: Important Properties of Minterms There are 2^n minterms for n Boolean variables. These minterms can be evaluated from the binary numbers from 0 to 2^n-1 Any Boolean function can be expressed as a logical sum of minterms The complement of a function contains those minterms not included in the original function F(X,,)= Σm(0,2,5,7) => F (X,,)= Σm(1,3,4,6) A function that includes all the 2^n minterms is equal to logic 1 G(X,)= Σm(0,1,2,3)= 1 6
7 Review: Sum-of-Products The sum-of-minterms form is a standard algebraic expression that is obtained from a truth table When we simplify a function in SoM form by reducing the number of product terms or by reducing the number of literals in the terms, the simplified expression is said to be in Sum-of-Products form Sum-of-Products expression can be implemented using a two-level circuit F= Σm(0,1,2,3,4,5,7) (SoM) = + X + X (SoP) 7
8 Review: Product-of-Sums The product-of-maxterms form is a standard algebraic expression that is obtained from a truth table When we simplify a function in PoM form by reducing the number of sum terms or by reducing the number of literals in the terms, the simplified expression is said to be in Product-of-Sums form Product-of-Sums expression can be implemented using a two-level circuit F= M(0,2,3,4,5,6) (PoM) = X( + )(X + + ) (PoS) 8
9 Re-arranging the Truth Table A two-variable function has four possible minterms. We can re-arrange these minterms into a Karnaugh map x y minterm 0 0 x y 0 1 x y 1 0 xy 1 1 xy X x y x y 1 xy xy Now we can easily see which minterms contain common literals Minterms on the left and right sides contain y and y respectively Minterms in the top and bottom rows contain x and x respectively X x y x y 1 xy xy X x y x y X xy xy 9
10 Karnaugh Map Simplifications Imagine a two-variable sum of minterms: x y + x y Both of these minterms appear in the top row of a Karnaugh map, which means that they both contain the literal x x y x y X xy xy What happens if you simplify this expression using Boolean algebra? x y + x y = x (y + y) [ Distributive ] = x 1 [ y + y = 1 ] = x [ x 1 = x ] 10
11 More Two-Variable Examples Another example expression is x y + xy Both minterms appear in the right side, where y is uncomplemented Thus, we can reduce x y + xy to just y x y x y X xy xy How about x y + x y + xy? We have x y + x y in the top row, corresponding to x There s also x y + xy in the right side, corresponding to y This whole expression can be reduced to x + y x y x y X xy xy 11
12 A Three-Variable Karnaugh Map For a three-variable expression with inputs x, y, z, the arrangement of minterms is more tricky: x y z x y z x yz x yz X 1 xy z xy z xyz xyz m 0 m 1 m 3 m 2 X 1 m4 m 5 m 7 m 6 Another way to label the K-map (use whichever you like): x y z x y z x yz x yz X xy z xy z xyz xyz m 0 m 1 m 3 m 2 X m 4 m 5 m 7 m 6 12
13 Why the funny ordering? With this ordering, any group of 2, 4 or 8 adjacent squares on the map contains common literals that can be factored out x y z x y z x yz x yz X xy z xy z xyz xyz x y z + x yz = x z(y + y) = x z 1 = x z Adjacency includes wrapping around the left and right sides: x y z x y z x yz x yz X xy z xy z xyz xyz x y z + xy z + x yz + xyz = z (x y + xy + x y + xy) = z (y (x + x) + y(x + x)) = z (y +y) = z We ll use this property of adjacent squares to do our simplifications. 13
14 Example K-map Simplification Let s consider simplifying f(x,y,z) = xy + y z + xz First, you should convert the expression into a sum of minterms form, if it s not already The easiest way to do this is to make a truth table for the function, and then read off the minterms ou can either write out the literals or use the minterm shorthand Here is the truth table and sum of minterms for our example: x y z f(x,y,z) f(x,y,z) = x y z + xy z + xyz + xyz = m 1 + m 5 + m 6 + m 7 14
15 Unsimplifying Expressions ou can also convert the expression to a sum of minterms with Boolean algebra Apply the distributive law in reverse to add in missing variables. Very few people actually do this, but it s occasionally useful. xy + y z + xz = (xy 1) + (y z 1) + (xz 1) = (xy (z + z)) + (y z (x + x)) + (xz (y + y)) = (xyz + xyz) + (x y z + xy z) + (xy z + xyz) = xyz + xyz + x y z + xy z In both cases, we re actually unsimplifying our example expression The resulting expression is larger than the original one! But having all the individual minterms makes it easy to combine them together with the K-map 15
16 Making the Example K-map Next up is drawing and filling in the K-map Put 1s in the map for each minterm, and 0s in the other squares ou can use either the minterm products or the shorthand to show you where the 1s and 0s belong In our example, we can write f(x,y,z) in two equivalent ways f(x,y,z) = x y z + xy z + xyz + xyz x y z x y z x yz x yz X xy z xy z xyz xyz f(x,y,z) = m 1 + m 5 + m 6 + m 7 m 0 m 1 m 3 m 2 X m 4 m 5 m 7 m 6 In either case, the resulting K-map is shown below X
17 K-maps From Truth Tables ou can also fill in the K-map directly from a truth table The output in row i of the table goes into square m i of the K-map Remember that the rightmost columns of the K-map are switched x y z f(x,y,z) m 0 m 1 m 3 m 2 X m 4 m 5 m 7 m X
18 Grouping the Minterms Together The most difficult step is grouping together all the 1s in the K-map Make rectangles around groups of one, two, four or eight 1s All of the 1s in the map should be included in at least one rectangle Do not include any of the 0s X Each group corresponds to one product term. For the simplest result: Make as few rectangles as possible, to minimize the number of products in the final expression. Make each rectangle as large as possible, to minimize the number of literals in each term. It s all right for rectangles to overlap, if that makes them larger. 18
19 Reading the MSP from the K-map Finally, you can find the minimal SoP expression Each rectangle corresponds to one product term The product is determined by finding the common literals in that rectangle X x y z x y z x yz x yz X xy z xy z xyz xyz For our example, we find that xy + y z + xz = y z + xy. (This is one of the additional algebraic laws from last time.) 19
20 Practice K-map 1 Simplify the sum of minterms m 1 + m 3 + m 5 + m 6 X m 0 m 1 m 3 m 2 X m 4 m 5 m 7 m 6 20
21 Solutions for Practice K-map 1 Here is the filled in K-map, with all groups shown The magenta and green groups overlap, which makes each of them as large as possible Minterm m 6 is in a group all by its lonesome X The final MSP here is x z + y z + xyz 21
22 K-maps can be tricky! There may not necessarily be a unique MSP. The K-map below yields two valid and equivalent MSPs, because there are two possible ways to include minterm m X X y z + yz + xy X y z + yz + xz Remember that overlapping groups is possible, as shown above 22
23 Four-variable K-maps We can do four-variable expressions too! The minterms in the third and fourth columns, and in the third and fourth rows, are switched around. Again, this ensures that adjacent squares have common literals Grouping minterms is similar to the three-variable case, but: ou can have rectangular groups of 1, 2, 4, 8 or 16 minterms ou can wrap around all four sides 23
24 Four-variable K-maps w x y z w x y z w x yz w x yz w xy z w xy z w xyz w xyz W wxy z wxy z wxyz wxyz wx y z wx y z wx yz wx yz X m 0 m 1 m 3 m 2 m 4 m 5 m 7 m 6 m 12 m 13 m 15 m 14 X W m8 m 9 m 11 m 10 24
25 Example: Simplify m 0 +m 2 +m 5 +m 8 +m 10 +m 13 The expression is already a sum of minterms, so here s the K-map: X W m 0 m 1 m 3 m 2 m 4 m 5 m 7 m 6 m 12 m 13 m 15 m 14 X W m8 m 9 m 11 m 10 We can make the following groups, resulting in the MSP x z + xy z X W w x y z w x y z w x yz w x yz w xy z w xy z w xyz w xyz W wxy z wxy z wxyz wxyz wx y z wx y z wx yz wx yz X 25
26 Five-variable K-maps V= 0 V= 1 m 0 m 1 m 3 m 2 m 4 m 5 m 7 m 6 m 12 m 13 m 15 m 14 X W m8 m 9 m 11 m 10 m 16 m 17 m 19 m 8 m 20 m 21 m 23 m 22 m 28 m 29 m 31 m 30 X W m24 m 25 m 27 m 26 26
27 Simplify f(v,w,x,,)=σm(0,1,4,5,6,11,12,14,16,20,22,28,30,31) V= 0 V= 1 f = X Σm(4,6,12,14,20,22,28,30) + V W Σm(0,1,4,5) + W Σm(0,4,16,20) + VWX Σm(30,31) + V WX m11 27
28 PoS Optimization from SoP F(W,X,,)= Σm(0,1,2,5,8,9,10) = M(3,4,6,7,11,12,13,14,15) F(W,X,,)= (W + X )( + )(X + )
29 SoP Optimization from PoS F(W,X,,)= M(0,2,3,4,5,6) = Σm(1,7,8,9,10,11,12,13,14,15) 1 1 F(W,X,,)= W + X + X
30 I don t care! ou don t always need all 2 n input combinations in an n-variable function If you can guarantee that certain input combinations never occur If some outputs aren t used in the rest of the circuit We mark don t-care outputs in truth tables and K-maps with Xs. x y z f(x,y,z) X X Within a K-map, each X can be considered as either 0 or 1. ou should pick the interpretation that allows for the most simplification. 30
31 Practice K-map 3 Find a MSP for f(w,x,y,z) = Σm(0,2,4,5,8,14,15), d(w,x,y,z) = Σm(7,10,13) This notation means that input combinations wxyz = 0111, 1010 and 1101 (corresponding to minterms m 7, m 10 and m 13 ) are unused. W x 0 0 x x X 31
32 Solutions for Practice K-map 3 Find a MSP for: f(w,x,y,z) = Σm(0,2,4,5,8,14,15), d(w,x,y,z) = Σm(7,10,13) x x 1 1 W 1 x X f(w,x,y,z)= x z + w xy + wxy 32
33 AND, OR, and NOT 33
34 Buffer and 3-State Buffer Buffer is used to amplify an electrical signal - Reconstructing the signal - More gates to be attached to the output Three state buffer - E (Enable): Controls the output - Hi-: High impedance 34
35 NAND and NOR NAND: Not AND, NOR: Not OR Both NAND and NOR are universal gates Universal gate: A gate that alone can be used to implement all Boolean functions It is sufficient to show that NAND (NOR) can be used to implement AND, OR, and NOT operations 35
36 NANDs are special! The NAND gate is universal: it can replace all other gates! NOT (xx) = x [ because xx = x ] AND ((xy) (xy) ) = xy [ from NOT above ] OR ((xx) (yy) ) = (x y ) [ xx = x, and yy = y ] = x + y [ DeMorgan s law ] 36
37 XOR and XNOR Exclusive-OR (XOR): X = X + X Exclusive-NOR (XNOR): (X ) = X + X X 0 = X X 1 = X X X = 0 X X = 1 X = (X ) X = (X ) X = X (X ) = X ( ) = X 37
38 More on XOR The general XOR function is true when an odd number of its arguments are true For example, we can use Boolean algebra to simplify a three-input XOR to the following expression and truth table. x (y z) = x (y z + yz ) [ Definition of XOR ] = x (y z + yz ) + x(y z + yz ) [ Definition of XOR ] = x y z + x yz + x(y z + yz ) [ Distributive ] = x y z + x yz + x((y z) (yz ) ) [ DeMorgan s ] = x y z + x yz + x((y + z )(y + z)) [ DeMorgan s ] = x y z + x yz + x(yz + y z ) [ Distributive ] = x y z + x yz + xyz + xy z [ Distributive ] x y z x y z
39 High-Impedance Outputs Gates with only output values logic 0 and logic 1 - The output is connected to either Vcc or Gnd A third output value: High-Impedance (Hi-,, or z) - The output behaves as an open-circuit, i.e., it appears to be disconnected Gates with Hi- output values can have their outputs connected together if no two gates drive the line at the same time to opposite 0 and 1 values Gates with only logic 0 and logic 1 outputs cannot have their outputs connected together 39
40 Three-State Buffers 40
41 Three-State Buffers 41
42 Transmission Gate If C= 1 (C = 0) => = X If C= 0 (C = 1) => = Hi- 42
43 Transmission Gate XOR 43
44 K-map Summary K-maps are an alternative to algebra for simplifying expressions The result is a minimal sum of products, which leads to a minimal twolevel circuit It s easy to handle don t-care conditions K-maps are really only good for manual simplification of small expressions... Things to keep in mind: Remember the correct order of minterms on the K-map When grouping, you can wrap around all sides of the K-map, and your groups can overlap Make as few rectangles as possible, but make each of them as large as possible. This leads to fewer, but simpler, product terms There may be more than one valid solution 44
CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps
CSEE 3827: Fundamentals of Computer Systems Standard Forms and Simplification with Karnaugh Maps Agenda (M&K 2.3-2.5) Standard Forms Product-of-Sums (PoS) Sum-of-Products (SoP) converting between Min-terms
BOOLEAN ALGEBRA & LOGIC GATES
BOOLEAN ALGEBRA & LOGIC GATES Logic gates are electronic circuits that can be used to implement the most elementary logic expressions, also known as Boolean expressions. The logic gate is the most basic
Simplifying Logic Circuits with Karnaugh Maps
Simplifying Logic Circuits with Karnaugh Maps The circuit at the top right is the logic equivalent of the Boolean expression: f = abc + abc + abc Now, as we have seen, this expression can be simplified
Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012
Karnaugh Maps & Combinational Logic Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 4 Optimized Implementation of Logic Functions 4. Karnaugh Map 4.2 Strategy for Minimization 4.2. Terminology
CHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
CSE140: Components and Design Techniques for Digital Systems
CSE4: Components and Design Techniques for Digital Systems Tajana Simunic Rosing What we covered thus far: Number representations Logic gates Boolean algebra Introduction to CMOS HW#2 due, HW#3 assigned
Boolean Algebra Part 1
Boolean Algebra Part 1 Page 1 Boolean Algebra Objectives Understand Basic Boolean Algebra Relate Boolean Algebra to Logic Networks Prove Laws using Truth Tables Understand and Use First Basic Theorems
Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
Gates, Circuits, and Boolean Algebra
Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks
3.Basic Gate Combinations
3.Basic Gate Combinations 3.1 TTL NAND Gate In logic circuits transistors play the role of switches. For those in the TTL gate the conducting state (on) occurs when the baseemmiter signal is high, and
CSE140: Midterm 1 Solution and Rubric
CSE140: Midterm 1 Solution and Rubric April 23, 2014 1 Short Answers 1.1 True or (6pts) 1. A maxterm must include all input variables (1pt) True 2. A canonical product of sums is a product of minterms
Two-level logic using NAND gates
CSE140: Components and Design Techniques for Digital Systems Two and Multilevel logic implementation Tajana Simunic Rosing 1 Two-level logic using NND gates Replace minterm ND gates with NND gates Place
DESIGN OF GATE NETWORKS
DESIGN OF GATE NETWORKS DESIGN OF TWO-LEVEL NETWORKS: and-or and or-and NETWORKS MINIMAL TWO-LEVEL NETWORKS KARNAUGH MAPS MINIMIZATION PROCEDURE AND TOOLS LIMITATIONS OF TWO-LEVEL NETWORKS DESIGN OF TWO-LEVEL
Logic in Computer Science: Logic Gates
Logic in Computer Science: Logic Gates Lila Kari The University of Western Ontario Logic in Computer Science: Logic Gates CS2209, Applied Logic for Computer Science 1 / 49 Logic and bit operations Computers
Binary Adders: Half Adders and Full Adders
Binary Adders: Half Adders and Full Adders In this set of slides, we present the two basic types of adders: 1. Half adders, and 2. Full adders. Each type of adder functions to add two binary bits. In order
Switching Algebra and Logic Gates
Chapter 2 Switching Algebra and Logic Gates The word algebra in the title of this chapter should alert you that more mathematics is coming. No doubt, some of you are itching to get on with digital design
Sum-of-Products and Product-of-Sums expressions
Sum-of-Products and Product-of-Sums expressions This worksheet and all related files are licensed under the reative ommons ttribution License, version.. To view a copy of this license, visit http://creativecommons.org/licenses/by/./,
Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas
Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count
Boolean Algebra (cont d) UNIT 3 BOOLEAN ALGEBRA (CONT D) Guidelines for Multiplying Out and Factoring. Objectives. Iris Hui-Ru Jiang Spring 2010
Boolean Algebra (cont d) 2 Contents Multiplying out and factoring expressions Exclusive-OR and Exclusive-NOR operations The consensus theorem Summary of algebraic simplification Proving validity of an
CH3 Boolean Algebra (cont d)
CH3 Boolean Algebra (cont d) Lecturer: 吳 安 宇 Date:2005/10/7 ACCESS IC LAB v Today, you ll know: Introduction 1. Guidelines for multiplying out/factoring expressions 2. Exclusive-OR and Equivalence operations
A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN
A Course Material on By MS.G.MANJULA ASSISTANT PROFESSOR DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SASURIE COLLEGE OF ENGINEERING VIJAYAMANGALAM 638 56 QUALITY CERTIFICATE This is to certify
Logic Reference Guide
Logic eference Guide Advanced Micro evices INTOUCTION Throughout this data book and design guide we have assumed that you have a good working knowledge of logic. Unfortunately, there always comes a time
Digital circuits make up all computers and computer systems. The operation of digital circuits is based on
Digital Logic Circuits Digital circuits make up all computers and computer systems. The operation of digital circuits is based on Boolean algebra, the mathematics of binary numbers. Boolean algebra is
1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.
File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one
Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra
2 Ver..4 George Boole was an English mathematician of XIX century can operate on logic (or Boolean) variables that can assume just 2 values: /, true/false, on/off, closed/open Usually value is associated
Unit 3 Boolean Algebra (Continued)
Unit 3 Boolean Algebra (Continued) 1. Exclusive-OR Operation 2. Consensus Theorem Department of Communication Engineering, NCTU 1 3.1 Multiplying Out and Factoring Expressions Department of Communication
2.0 Chapter Overview. 2.1 Boolean Algebra
Thi d t t d ith F M k 4 0 2 Boolean Algebra Chapter Two Logic circuits are the basis for modern digital computer systems. To appreciate how computer systems operate you will need to understand digital
FORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. Lab 2. The Full-Adder
FORDHAM UNIVERSITY CISC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. Science Spring, 2011 Lab 2 The Full-Adder 1 Introduction In this lab, the student will construct
Basic Logic Gates Richard E. Haskell
BASIC LOGIC GATES 1 E Basic Logic Gates Richard E. Haskell All digital systems are made from a few basic digital circuits that we call logic gates. These circuits perform the basic logic functions that
Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction
Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and
ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits
Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit
Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra
The Universit Of Alabama in Huntsville Computer Science Chapter 2: Boolean Algebra and Logic Gates The Universit Of Alabama in Huntsville Computer Science Boolean Algebra The algebraic sstem usuall used
United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1
United States Naval Academy Electrical and Computer Engineering Department EC262 Exam 29 September 2. Do a page check now. You should have pages (cover & questions). 2. Read all problems in their entirety.
Lecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
Combinational Logic Design
Chapter 4 Combinational Logic Design The foundations for the design of digital logic circuits were established in the preceding chapters. The elements of Boolean algebra (two-element switching algebra
Digital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots
Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots Registers As you probably know (if you don t then you should consider changing your course), data processing is usually
Linear and quadratic Taylor polynomials for functions of several variables.
ams/econ 11b supplementary notes ucsc Linear quadratic Taylor polynomials for functions of several variables. c 010, Yonatan Katznelson Finding the extreme (minimum or maximum) values of a function, is
Lecture 5: Gate Logic Logic Optimization
Lecture 5: Gate Logic Logic Optimization MAH, AEN EE271 Lecture 5 1 Overview Reading McCluskey, Logic Design Principles- or any text in boolean algebra Introduction We could design at the level of irsim
Introduction. The Quine-McCluskey Method Handout 5 January 21, 2016. CSEE E6861y Prof. Steven Nowick
CSEE E6861y Prof. Steven Nowick The Quine-McCluskey Method Handout 5 January 21, 2016 Introduction The Quine-McCluskey method is an exact algorithm which finds a minimum-cost sum-of-products implementation
Click on the links below to jump directly to the relevant section
Click on the links below to jump directly to the relevant section What is algebra? Operations with algebraic terms Mathematical properties of real numbers Order of operations What is Algebra? Algebra is
Understanding Logic Design
Understanding Logic Design ppendix of your Textbook does not have the needed background information. This document supplements it. When you write add DD R0, R1, R2, you imagine something like this: R1
Combinational circuits
Combinational circuits Combinational circuits are stateless The outputs are functions only of the inputs Inputs Combinational circuit Outputs 3 Thursday, September 2, 3 Enabler Circuit (High-level view)
NAND and NOR Implementation
University of Wisconsin - Madison EE/omp ci 352 Digital ystems Fundamentals harles R. Kime ection 2 Fall 200 hapter 2 ombinational Logic ircuits Part 7 harles Kime & Thomas Kaminski NND and NOR Implementation
Karnaugh Maps (K-map) Alternate representation of a truth table
Karnaugh Maps (K-map) lternate representation of a truth table Red decimal = minterm value Note that is the MS for this minterm numbering djacent squares have distance = 1 Valuable tool for logic minimization
CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline Multi-Level Gate Circuits NAND and NOR Gates Design of Two-Level Circuits Using NAND and NOR Gates
Figure 8-1 Four Possible Results of Adding Two Bits
CHPTER EIGHT Combinational Logic pplications Thus far, our discussion has focused on the theoretical design issues of computer systems. We have not yet addressed any of the actual hardware you might find
Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
FORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. The Binary Adder
FORDHAM UNIVERITY CIC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. cience pring, 2011 1 Introduction The Binar Adder The binar adder circuit is an important building
exclusive-or and Binary Adder R eouven Elbaz [email protected] Office room: DC3576
exclusive-or and Binary Adder R eouven Elbaz [email protected] Office room: DC3576 Outline exclusive OR gate (XOR) Definition Properties Examples of Applications Odd Function Parity Generation and Checking
Digital Logic Design
Digital Logic Design Version 4.6 printed on February 2016 First published on August 2006 Background and Acknowledgements This material has been developed for the first course in Digital Logic Design. The
COMPUTER SCIENCE. Paper 1 (THEORY)
COMPUTER SCIENCE Paper 1 (THEORY) (Three hours) Maximum Marks: 70 (Candidates are allowed additional 15 minutes for only reading the paper. They must NOT start writing during this time) -----------------------------------------------------------------------------------------------------------------------
Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008.
Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008 Course Syllabus Course Title: Computer Logic Design Course Level: 1 Lecture Time: Course
C H A P T E R. Logic Circuits
C H A P T E R Logic Circuits Many important functions are naturally computed with straight-line programs, programs without loops or branches. Such computations are conveniently described with circuits,
Course Requirements & Evaluation Methods
Course Title: Logic Circuits Course Prefix: ELEG Course No.: 3063 Sections: 01 & 02 Department of Electrical and Computer Engineering College of Engineering Instructor Name: Justin Foreman Office Location:
Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course
Session ENG 206-6 Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course Nikunja Swain, Ph.D., PE South Carolina State University [email protected] Raghu Korrapati,
Sistemas Digitais I LESI - 2º ano
Sistemas Digitais I LESI - 2º ano Lesson 6 - Combinational Design Practices Prof. João Miguel Fernandes ([email protected]) Dept. Informática UNIVERSIDADE DO MINHO ESCOLA DE ENGENHARIA - PLDs (1) - The
EE360: Digital Design I Course Syllabus
: Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential
Memory Systems. Static Random Access Memory (SRAM) Cell
Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled
Mathematical Induction
Mathematical Induction In logic, we often want to prove that every member of an infinite set has some feature. E.g., we would like to show: N 1 : is a number 1 : has the feature Φ ( x)(n 1 x! 1 x) How
Math 53 Worksheet Solutions- Minmax and Lagrange
Math 5 Worksheet Solutions- Minmax and Lagrange. Find the local maximum and minimum values as well as the saddle point(s) of the function f(x, y) = e y (y x ). Solution. First we calculate the partial
Base Conversion written by Cathy Saxton
Base Conversion written by Cathy Saxton 1. Base 10 In base 10, the digits, from right to left, specify the 1 s, 10 s, 100 s, 1000 s, etc. These are powers of 10 (10 x ): 10 0 = 1, 10 1 = 10, 10 2 = 100,
plc numbers - 13.1 Encoded values; BCD and ASCII Error detection; parity, gray code and checksums
plc numbers - 3. Topics: Number bases; binary, octal, decimal, hexadecimal Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;
6. BOOLEAN LOGIC DESIGN
6. OOLEN LOGI DESIGN 89 Topics: oolean algebra onverting between oolean algebra and logic gates and ladder logic Logic examples Objectives: e able to simplify designs with oolean algebra 6. INTRODUTION
(1) /30 (2) /30 (3) /40 TOTAL /100
Your Name: SI Number: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY AVIS IRVINE LOS ANGELES RIVERSIE SAN IEGO SAN FRANCISCO epartment of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA
SECOND DERIVATIVE TEST FOR CONSTRAINED EXTREMA
SECOND DERIVATIVE TEST FOR CONSTRAINED EXTREMA This handout presents the second derivative test for a local extrema of a Lagrange multiplier problem. The Section 1 presents a geometric motivation for the
Pigeonhole Principle Solutions
Pigeonhole Principle Solutions 1. Show that if we take n + 1 numbers from the set {1, 2,..., 2n}, then some pair of numbers will have no factors in common. Solution: Note that consecutive numbers (such
To Evaluate an Algebraic Expression
1.5 Evaluating Algebraic Expressions 1.5 OBJECTIVES 1. Evaluate algebraic expressions given any signed number value for the variables 2. Use a calculator to evaluate algebraic expressions 3. Find the sum
Formal Languages and Automata Theory - Regular Expressions and Finite Automata -
Formal Languages and Automata Theory - Regular Expressions and Finite Automata - Samarjit Chakraborty Computer Engineering and Networks Laboratory Swiss Federal Institute of Technology (ETH) Zürich March
5.1 Radical Notation and Rational Exponents
Section 5.1 Radical Notation and Rational Exponents 1 5.1 Radical Notation and Rational Exponents We now review how exponents can be used to describe not only powers (such as 5 2 and 2 3 ), but also roots
MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.
CHAPTER3 QUESTIONS MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. ) If one input of an AND gate is LOW while the other is a clock signal, the output
Upon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
Section 1. Finding Common Terms
Worksheet 2.1 Factors of Algebraic Expressions Section 1 Finding Common Terms In worksheet 1.2 we talked about factors of whole numbers. Remember, if a b = ab then a is a factor of ab and b is a factor
COMPUTER SCIENCE 1999 (Delhi Board)
COMPUTER SCIENCE 1999 (Delhi Board) Time allowed: 3 hours Max. Marks: 70 Instructions: (i) All the questions are compulsory. (ii) Programming Language: C++ QUESTION l. (a) Why main function is special?
COLLEGE ALGEBRA. Paul Dawkins
COLLEGE ALGEBRA Paul Dawkins Table of Contents Preface... iii Outline... iv Preliminaries... Introduction... Integer Exponents... Rational Exponents... 9 Real Exponents...5 Radicals...6 Polynomials...5
NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.
CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache
CHAPTER 2. Logic. 1. Logic Definitions. Notation: Variables are used to represent propositions. The most common variables used are p, q, and r.
CHAPTER 2 Logic 1. Logic Definitions 1.1. Propositions. Definition 1.1.1. A proposition is a declarative sentence that is either true (denoted either T or 1) or false (denoted either F or 0). Notation:
FINDING THE LEAST COMMON DENOMINATOR
0 (7 18) Chapter 7 Rational Expressions GETTING MORE INVOLVED 7. Discussion. Evaluate each expression. a) One-half of 1 b) One-third of c) One-half of x d) One-half of x 7. Exploration. Let R 6 x x 0 x
earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.
The circuit created is an 8-bit adder. The 8-bit adder adds two 8-bit binary inputs and the result is produced in the output. In order to create a Full 8-bit adder, I could use eight Full -bit adders and
Basic Proof Techniques
Basic Proof Techniques David Ferry [email protected] September 13, 010 1 Four Fundamental Proof Techniques When one wishes to prove the statement P Q there are four fundamental approaches. This document
CS311 Lecture: Sequential Circuits
CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
Circuits and Boolean Expressions
Circuits and Boolean Expressions Provided by TryEngineering - Lesson Focus Boolean logic is essential to understanding computer architecture. It is also useful in program construction and Artificial Intelligence.
Permutation Groups. Tom Davis [email protected] http://www.geometer.org/mathcircles April 2, 2003
Permutation Groups Tom Davis [email protected] http://www.geometer.org/mathcircles April 2, 2003 Abstract This paper describes permutations (rearrangements of objects): how to combine them, and how
Introduction to Digital Logic with Laboratory Exercises
Introduction to Digital Logic with Laboratory Exercises Introduction to Digital Logic with Laboratory Exercises James Feher Copyright 29 James Feher Editor-In-Chief: James Feher Associate Editor: Marisa
Simplifying Algebraic Fractions
5. Simplifying Algebraic Fractions 5. OBJECTIVES. Find the GCF for two monomials and simplify a fraction 2. Find the GCF for two polynomials and simplify a fraction Much of our work with algebraic fractions
Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
Kenken For Teachers. Tom Davis [email protected] http://www.geometer.org/mathcircles June 27, 2010. Abstract
Kenken For Teachers Tom Davis [email protected] http://www.geometer.org/mathcircles June 7, 00 Abstract Kenken is a puzzle whose solution requires a combination of logic and simple arithmetic skills.
Lab 1: Full Adder 0.0
Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify
Using Logic to Design Computer Components
CHAPTER 13 Using Logic to Design Computer Components Parallel and sequential operation In this chapter we shall see that the propositional logic studied in the previous chapter can be used to design digital
Elementary Logic Gates
Elementary Logic Gates Name Symbol Inverter (NOT Gate) ND Gate OR Gate Truth Table Logic Equation = = = = = + C. E. Stroud Combinational Logic Design (/6) Other Elementary Logic Gates NND Gate NOR Gate
Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage
The Deadly Sins of Algebra
The Deadly Sins of Algebra There are some algebraic misconceptions that are so damaging to your quantitative and formal reasoning ability, you might as well be said not to have any such reasoning ability.
Digital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: [email protected] Dr. Eng. Rania.Swief E-mail: [email protected] Dr. Eng. Ahmed H. Madian Registers An n-bit register
1.4. Arithmetic of Algebraic Fractions. Introduction. Prerequisites. Learning Outcomes
Arithmetic of Algebraic Fractions 1.4 Introduction Just as one whole number divided by another is called a numerical fraction, so one algebraic expression divided by another is known as an algebraic fraction.
Factoring Trinomials of the Form x 2 bx c
4.2 Factoring Trinomials of the Form x 2 bx c 4.2 OBJECTIVES 1. Factor a trinomial of the form x 2 bx c 2. Factor a trinomial containing a common factor NOTE The process used to factor here is frequently
Chapter 7 Memory and Programmable Logic
NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array
3201 Computer Networks 2014/2015 Handout: Subnetting Question
Subnetting Questions with Answers Question1: Given the following: Network address: 192.168.10.0 Subnet mask: 255.255.255.224 1. How many subnets? Ans: 6 2. How many hosts? Ans: 30 3. What are the valid
Pre-Algebra Lecture 6
Pre-Algebra Lecture 6 Today we will discuss Decimals and Percentages. Outline: 1. Decimals 2. Ordering Decimals 3. Rounding Decimals 4. Adding and subtracting Decimals 5. Multiplying and Dividing Decimals
Systems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 9 - Register Transfer and Microoperations Microoperations Digital systems are modular in nature, with modules containing registers, decoders, arithmetic
