BINARY CODED DECIMAL: B.C.D.


 Helena Gaines
 3 years ago
 Views:
Transcription
1 BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS. *** MOST COMMON CODE CODE INDICATES THE WEIGHT OF EACH BIT E.G. 934 = FOR EACH DIGIT A BINARY [NORMAL] CODE IS ALLOCATED. OHER REPRESENTATION FORMS ARE AND EXCESS3 Ovidiu Ghita Page 77
2 BINARY EXCESS NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED NOT USED 7 NOT USED 1110 NOT USED 8 NOT USED 1111 NOT USED 9 NOT USED WE WILL USE BCD DECIMAL NUMBERS > 9 MAY BE OBTAINED WHEN ADDING TWO DECIMAL DIGITS (RANGE: 018) I.E ONLY 0o9 HAVE THE CORRECT BCD CODE. WE NEED TO CORRECT THE OTHERS Ovidiu Ghita Page 78
3 DECIMAL UNCORECTED CORRECTED BCD SUM C 3 S 3 S 2 S 1 S 0 BCD SUM C N S 3 S 2 S 1 S o9 ONLY LEGAL CODES E.G. 19 = 1 9 = = THUS, FOR SUMS BETWEEN 10 o 18 MUST SUBTRACT 10 AND PRODUCE A CARRY SUBTRACT 10 = >> ADD 2 s COMPLEMENT = 0110 Ovidiu Ghita Page 79
4 4BIT BCD ADDER TO ADD TWO DIGITS FOR SUMS >9 WE NEED TO ADD 2 s COMPLEMENT of TO THE UNCORRECTED RESULT (S 3 S 2 S 1 S 0) CORRECTION IS ALSO NEEDED WHEN A CARRY OUT (C 3) IS GENERATED [NUMBERS 16 o 18] >>>> A DECODER IS REUIRED TO DETECT WHEN CARRY OUT (C N ) TO THE NEXT STAGE IS NEEDED KMAP FOR C N S 1S 0 S 0 0 3S >>> C N = C 3 + S 3S 2 +S 3S Ovidiu Ghita Page 80
5 TO IMPLEMENT A 4_BIT BCD ADDER WE NEDD TWO 4BIT FULL ADDERS, ONE TO ADD TWO 4BIT BCD NUMBERS AND THE OTHER FULL ADDER TO ADD 2 s COMPLEMENT OF TO THE RESULT IF C N = 1 ALSO WE NEED 2 AND GATES AND ONE OR GATE TO GENERATE C N B 3 A 3 B 2 A 2 B 1 A 1 B 0 A 0 C 3 ' C 4 BIT ADDER OUTS ' 3 S ' 2 S ' 1 S ' C N1 FROM NEXT LOWER DIGIT C N= 0 FOR L.S. DIGIT C N TO NEXT HIGHER DIGIT 4 BIT ADDER 0 S 3 S 2 S 1 S 0 ADD 0110 WHEN C N =1 ADD 0000 WHEN C N =0 Ovidiu Ghita Page 81
6 BCD SUBTRACTION 9 s COMPLEMENT THE 9 s COMPLEMENT OF A DECIMAL NUMBER IS FOUND BY SUBTRACTING EACH DIGIT IN THE NUMBER FROM 9 DECIMAL 9 s COMPLEMENT DIGIT E.G. 9 s COMPLEMENT of 28 = = 71 9 s COMPLEMENT of 562 = = 437 SUBTRACTION OF A SMALLER DECIMAL NUMBER FROM A LARGER ONE CAN BE DONE BY ADDING THE 9 s COMPLEMENT OF THE SMALLER NUMBER TO THE LARGER NUMBER AND THEN ADDING THE CARRY TO THE RESULT (END AROUND CARRY). Ovidiu Ghita Page 82
7 WHEN SUBTRACTING A LARGER NUMBER FROM A SMALLER ONE THERE IS NO CARRY AND THE RESULT IS IN 9 s COMPLEMENT FORM AND NEGTIVE. EXAMPLES: (a) s COMP. OF 3 5 (1) 4 +1 END AROUND CARRY 5 (b) s COMP. OF 3 33 (1) END AROUND CARRY 33 (c) s COMP. OF o 13 NO CARRY >>> NEGATIVE RESULT = 13 Ovidiu Ghita Page 83
8 BCD SUBTRACTION RECALL FOR DECIMAL SUBTRACTION: A B = A + [9 s COMPLEMENT OF B] SIMILARLY FOR BCD RULES: (a) ADD 9 s COMP. OF B TO A (b) IF RESULT > 9, CORRECT BY ADDING 0110 (c) IF MOST SIGNIFICANT CARRY IS PRODUCED [i.e. =1] THEN THE RESULT IS POSITIVE AND THE END ARROUND CARRY MUST BE ADDED. (d) IF MOST SIGNIFICANT CARRY IS 0 [i.e. NO CARRY] THEN THE RESULT IS NEGATIVE AND WE GET THE 9 s COMP. OF THE RESULT Ovidiu Ghita Page 84
9 E.G. 8 3 = 8 + [9 s COMP. OF 3] = m INVALID (>9) 0110 m CORRECTION (1) m END AROUND CARRY 0101 = 5 (b) 3 8 = NO CARRY >>> NEGATIVE 9 s COMP. OF 0100 = 0101 = 5 (c) >>> 87 + [9 s COMP OF 39] INVALID 0110 (1) = 4 8 Ovidiu Ghita Page 85
10 (d) >>> 18 + [27] o NO CARRY NEGATIVE (1) 0101 CORRECTION 4 5 = 54 OUTPUT IS A NEGATIVE NUMBER >> THE RESULT IS IN 9 s COMP. FORM (e) >>> 65 + [87] (1) 0100 (1) INVALID CORRECTION END AROUND CARRY 5 3 Ovidiu Ghita Page 86
11 A 7 A 4 B 7 B 4 A 3 A 0 B 3 B 0 9 s COMP 9 s COMP BCD ADDER BCD ADDER C 0 C i C 0 C i TRUE/ 9 s COMP 0 TRUE 1 COMP. TRUE/ 9 s COMP SIGN: 0 POSITIVE 1 NEGATIVE BCD RESULT Ovidiu Ghita Page 87
12 9 s COMPLEMENT 9 s COMPLEMENT OF A NUMBER = 9 NUMBER BUT SUBTRACTORS ARE NOT WIDELY AVAILABLE >>> WE GENERATE THE 9 s COMPLEMENT BY ADDING 1010 TO THE INVERTED NUMBER BCD DIGIT DIGIT DIGIT = 9 s COMP C 3 C 2 C 1 C WE IGNORE THE CARRY OUT Ovidiu Ghita Page 88
13 EXERCISE: DESIGN A 9 s COMPLEMENT GENERATOR FOR A BCD DIGIT: B 3 B 2 B 1 B 0 IGNORE C OUT 4BIT ADDER C i 0 C 3 C 2 C 1 C 0 Ovidiu Ghita Page 89
14 OCTAL & HEXADECIMAL NUMBERS TWO MORE NUMBER SYSTEMS OCTAL >>> BASE 8 E.G. 3 8 HEXADECIMAL >>> BASE 16 E.G THE OCTAL NUMBER SYSTEM IS COMPOSED OF 8 DIGITS: 0, 1, 2, 3, 4, 5, 6, 7 TO COUNT ABOVE 7, WE BEGIN ANOTHER COLUMN AND START OVER: 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, >>> COUNTING IN OCTAL IS SAME AS COUNTING IN DECIMAL EXCEPT ANY NUMBERS WITH 8 OR 9 WHICH ARE OMITTED. Ovidiu Ghita Page 90
15 THE HEXADECIMAL SYSTEM IS COMPOSED OF 16 DIGITS AND CHARACTERS. EACH HEXADECIMAL CHARACTER REPRESENTS a 4BIT BINARY NUMBER DECIMAL OCTAL HEXADECIMAL A B C D E F Ovidiu Ghita Page 91
16 DECIMAL >>> OCTAL DIVIDE BY 8, GET REMAINDERS AND READ UP : 8 15 : : READ UP >>> = Ovidiu Ghita Page 92
17 (b) :8 12 : : READ UP >>> = OCTAL >>> DECIMAL MULTIPLY BY SUCCESIVE POWERS OF = 1 x x x 8 0 = = NOTE: WE BEGIN WITH RIGHTMOST POWER OF 8 AS 8 0 DECIMAL >>> HEXADECIMAL DIVIDE BY 16, GET REMAINDERS AND READ UP NOTE: REMAINDER = 13 >>> USE CHARACTER D Ovidiu Ghita Page 93
18 E.G : 16 7 : 16 (11) B 0 7 >>> = 7B 16 HEXADECIMAL >>> DECIMAL MULTIPLY BY SUCCESIVE POWERS OF 16 NOTE: WE CONVERT A CHARACTER TO ITS DECIMAL VALUE BEFORE WE MULTIPLY E.G. 6A 16 = 6 x A x 16 0 = 6 x x 16 0 = = Ovidiu Ghita Page 94
19 SEUENTIAL LOGIC UNTIL NOW WE HAVE DEALT WITH COMBINATIONAL LOGIC WHERE THE OUTPUT DEPENDED ON THE PRESENT COMBINATION OF INPUTS IN SEUENTIAL LOGIC THE OUTPUT DEPENDS ON THE PAST INPUTS AS WELL AS PRESENT INPUTS E.G. MEMORY DEVICES USED TO REMEMBER PAST VALUES OF INPUTS FLIPFLOPS DIGITAL MEMORIES, COUNTERS AND SHIFT REGISTERS ARE BASED ON THE FLIPFLOP. THIS IS A DEVICE THAT CAN STORE 2 STATES 0 OR 1 Ovidiu Ghita Page 95
20 RS FLIPFLOP THE BASIC RS [RESET SET] FLIPFLOP CONSISTS OF 2 NOR GATES WITH THE OUTPUTS CROSSCOUPLED TO THE INPUTS R S R S 0 0 NO CHANGE NOT ALLOWED SET RESET START WITH A KNOWN STATE R = 0, S = 1 >>> = 1 SET R = 1, S = 0 >>> = 0 RESET Ovidiu Ghita Page 96
21 WHEN R=S=0, AND REMAIN AS THEY WHERE BEFORE THE INPUT WAS CHANGED R=S=1 IS NOT ALLOWED AS IT CAUSES ==0 >>> THEY HAVE TO BE OPOSITE TO EACH OTHER APPLICATION: MEMORY CELL R S N N N+1 N N = PREVIOUS STAGE (PAST) N+1 = PRESENT STAGE THE CIRCUIT IS SAID TO BE BISTABLE >>> IT CAN ASSUME TWO STABLE STATES. Ovidiu Ghita Page 97
22 RS FLIPFLOP USING NAND GATES ** TWO CROSSCOUPLED NAND GATES S R S R 0 0 NOT ALLOWED NO CHANGE SET RESET ACTIVE LOW RS THE RS FLIPFLOP CAN BE USED TO ELLIMINATE CONTACT BOUNCES IN SWITCHES. Ovidiu Ghita Page 98
23 ELECTRICAL CONTACTS OFTEN PROVIDE INPUT SIGNALS TO LOGIC SYSTEMS >>> THESE CONTACTS MAY BE A SOURCE OF NOISE DUE TO THEIR MECHANICAL PROPERTIES. +5V 2 +V 1 Oscillations due to contact bounce +5V 2 S S 1 R R 1>2 2>1 SWITCH MOVES FROM 1 TO 2 CHANGES FROM 0 TO 1 AS SOON AS THE FIRST CONTACT IS MADE (EVEN IF THE SWITCH BOUNCES STAYS AT 1) WHEN THE SWITCH MOVES FROM 2 TO 1 CHANGES FROM 1 TO 0 AS SOON AS THE FIRST CONTACT IS MADE. Ovidiu Ghita Page 99
24 SYNCHRONOUS [CLOCKED] RS FLIPFLOP WE OTEN NEED TO SET OR RESET A FLIPFLOP UNDER THE CONTROL OF A CLOCK PULSE S n S' R n R' REMEMBER: S = R = 1 NO OUTPUT CHANGE WHEN CLOCK APPLIED S N n S N R N n+1 n+1 R N FF n 0 0 n n NOT ALLOWED n = TIME BEFORE THE CLOCK PULSE n+1 = TIME AFTER THE CLOCK PULSE Ovidiu Ghita Page 100
25 HERE THE FLIPFLOP IS SET OR RESET UNDER THE CONTROL OF THE CLOCK PULSE n n+1 CLOCK PULSE WHEN IS AT 0 NO CHANGE IN OUTPUTS IRRESPECTIVE OF THE STATE OF THE INPUTS (S,R). D FLIPFLOP D [DELAY] FLIPFLOP IS A SIMPLE EXTENSION OF THE CLOCKED RS FLIPFLOP WITH THE D INPUT CONNECTED TO THE SET INPUT AND D CONNECTED TO THE RESET INPUT. Ovidiu Ghita Page 101
26 D S' R' D D FF n n D n+1 n D=1 >>> SET D=0 >> RESET ACTS AS 1BIT DTORAGE ELEMENT INPUT TRANSFERRED TO OUTPUT >>>> CALLED A LATCH. Ovidiu Ghita Page 102
27 JK FLIPFLOP JK FLIPFLOP ELIMINATES NON DEFINED (NOT ALLOWED) STATE THAT OCCURRED IN THE RS FLIPFLOP (R=S=1). MOST VERSATILE AND WIDELY USED. n J K n NO CHANGE RESET SET TOGGLE NO CHANGE RESET SET TOGGLE WHEN CLOCK ACTIVE Ovidiu Ghita Page 103
28 J A (S) K B (R) DIFFERS TO RS BY USING ADDITIONAL FEEDBACK WHEN CLOCK ACTIVE J K FF J K n n NO CHANGE RESET SET 1 1 n TOGGLE SAME AS RS FLIPFLOP EXCEPT WHEN J=K=1. Ovidiu Ghita Page 104
29 E.G. =0 [=1] >>> RESET THEN CLOCK GOES FROM 0 o 1 >>> Ao0 >>> =1 Bo1 >>> =1 >>> SET MASTER SLAVE JK FLIPFLOP PROBLEM WITH JK FLIPFLOP >>> OUTPUTS MAY CHANGE IF THE DATA INPUTS [J,K,,] CHANGE WHILE THE CLOCK IS HIGH >>> WE NEED TO MAKE SURE THAT AND DO NOT ASSUME THEIR NEW VALUES UNTIL AFTER THE TRAILING EDGE ON THE CLOCK PULSE i.e. WHEN PULSE o 0 RISING OR LEADING EDGE FALLING OR TRAILING EDGE Ovidiu Ghita Page 105
30 WE DO THIS BY USING A MASTERSLAVE [MS] FLIPFLOP >>> DIVIDE THE FLIPFLOP INTO MASTER + SLAVE FLIPFLOP. MASTER SLAVE J K m m WHEN THE CLOCK PULSE IS HIGH THE JK INPUTS ARE APPLIED TO THE MASTER FLIPFLOP AND THE SLAVE INPUT IS NOT AFFECTED (=0) WHEN THE CLOCK PULSE FALLS TO ZERO, THE DATA FROM THE MASTER IS APPLIED TO THE SLAVE INPUTS AND THE OUTPUTS AND GET THEIR NEW VALUES. ANOTHER RESTRICTION: THE INPUTS J AND K DO NOT CHANGE WHILE =1 Ovidiu Ghita Page 106
31 A RS MASTER SLAVE FLIPFLOP MAY ALSO BE CONSTRUCTEDIN A SIMILAR FASHION, THE ONLY DIFFERENCE IS THAT WHEN THE TWO INPUTS J=K=1 THE OUTPUT CHANGES IS STATE ON RECEIPT OF THE CLOCK PULSE i.e. THE FLIPFLOP TOGGLES. J K n n UNCAHGED RESET SET 1 1 n TOGGLE DIFFERENT APPROACH: WE WILL NOW LOOK AT THE JK FLIP FLOP IN A SLIGHTLY DIFFERENT WAY IF n = 0 AND J = 0 >>> n+1 = 0 REGARDLESS OF K IF n = 0 AND J = 1 >>> n+1 = 1 REGARDLESS OF K Ovidiu Ghita Page 107
32 IF n = 1 AND K = 0 >>> n+1 = 1 REGARDLESS OF J IF n = 1 AND K = 1 >>> n+1 = 0 REGARDLESS OF J J K n n+1 n+1 0 X X X X X o DEFINES A DON T CARE TERM o USEFUL IN DESIGNING LOGIC SYSTEMS WITH JK FLIP FLOPS THE MASTERSLAVE FLIPFLOPS ARE SYNCRONOUS DEVICES >>> THE OUTPUT CHANGES STATE AT A SPECIFIED POINT ON A CLOCK INPUT. Ovidiu Ghita Page 108
33 JK FLIPFLOP WITH ASYNCHRONOUS SET AND RESET INPUTS SEPARATE SET AND RESET INPUTS MAY BE ADDED TO THE JK FLIP FLOP. THESE SET & RESET INPUTS [S,R] OVERRIDE THE J,K INPUTS AND ARE ASYNCHRONOUS [i.e. OVERRIDE THE CLOCK ALSO]. NOTE: WHEN S = R = 1 >>> WE HAVE NORMAL FLIPFLOP OPERATION S J K R Ovidiu Ghita Page 109
34 TRUTH TABLE: S R J K n X X NOT ALLOWED 0 1 X X X X n NORMAL OPERATION n Ovidiu Ghita Page 110
35 FLIPFLOP APPLICATIONS REGISTERS: GROUPS OF FLIPFLOPS ARRANGED TO PROVIDE DATA STORAGE FOR SEVERAL DATA BITS. 1. DATA REGISTER A JK FLIPFLOP CAN BE USED AS A 1BIT EMORY [D FLIPFLOP] BY APPLYING THE BIT TO BE STORED [D] TO J AND ITS INVERSE [D] TO K. AN n BIT BINARY WORD CAN BE STORED BY n SUCH FLIPFLOPS >>>> CALLED A nbit REGISTER. PARALLEL DATA STORAGE, i.e. SEVERAL BITS ON PARALLEL LINES STORED SIMULTANEOUSLY. Ovidiu Ghita Page 111
36 D3 D2 D D 1 0 K J K J K J K J 3 2 DATA BITS (D 3 D 0 ) ARE STORED ON THE RECEIPT OF THE CLOCK PULSE SHIFT REGISTER SERIAL DATA TRANSFER [i.e. ONE BIT AT A TIME], A WORD OF NBITS READ INTO NFLIPFLOP SHIFT REGISTER THE FIRST FLIPFLOP HOLDS THE WORD S MSB AND IS CONNECTED AS A D FLIPFLOP. Ovidiu Ghita Page 112
37 E.G. 4 BIT SHIFT REGISTER SERIAL INPUT J K J J J K K K 3 = MSB REMEMBER: J K n OUTPUT FOLLOWS JINPUT WHEN J = K >>> SHIFT OCCURS WHEN CLOCK APPLIED. Ovidiu Ghita Page 113
38 SHIFT REGISTER OPERATION: LSB OF SERIAL DATA IS APPLIED TO THE SERIAL INPUT [J 3 ]. THE CLOCK PULSE IS APPLIED AND LSB GOES INTO 3 [= J 2 ]. THE NEXT LSB IS THEN APPLIED TO J 3 AND AFTER A CLOCK PULSE IT IS STORED IN 3, WHILE AT THE SAME TIME THE LSB IS SHIFTED INTO 2. AFTER 4 CLOCK PULSES THE SERIAL DATA IS STORED IN THE SHIFT REGISTER. E.G. STORE THE WORD: SERIAL INPUT ASSUME THE STORED WORD IS INITIALLY Ovidiu Ghita Page 114
39 3. SHIFT REGISTERS WITH PARALLEL INPUTS [PARALLEL TO SERIAL CONVERTER] LOAD BITS IN PARALLEL FORM AND SFIFT THEM IN SERIAL FORM. DATA IS LOADED BY APPLYING SIGNALS TO ASYNCHRONOUS SET/RESET INPUTS OF THE JK FLIP FLOP. PARALLEL LOAD D 3 D 3 D 2 D 2 D 1 D 1 D0 D 0 SERIAL INPUT J K S J S J S J S R K R K R K R SERIAL OUTPUT PARALLEL DATA IS LOADED BY APPLYING A CLOCK PULSE TO PARALLEL LOAD SIGNAL. Ovidiu Ghita Page 115
40 WHEN PARALLEL LOAD IS LOW THE CIRCUIT OPERATES AS A NORMAL SHIFT REGISTER [S = R = 1] WHEN PARALLEL LOAD IS HIGH THEN PARALLEL DATA IS LOADED ASYNCRONOUSLY [INDEPENDENT OF THE CLOCK] AND SHIFTED OUT SYNCHRONOUSLY. 4. RIGHTLEFT SHIFT REGISTER SHIFT REGISTERS CAN ALSO BE USED TO TRANSFER DATA FROM RIGHT TO LEFT, SFIFT LEFT, BY CONNECTING THE OUTPUT OF A FLIPFLOP BACK TO THE INPUT OF THE FLIPFLOP ON ITS LEFT A SHIFT FROM LEFT TO RIGHT, SHIFT RIGHT, CAN BE CARRIED OUT DURING NORMAL OPERATION OF THE SHIFT REGISTER. Ovidiu Ghita Page 116
41 A SHIFT RIGHT AND SHIFT LEFT REGISTER CAN BE COMBINED BY SUITABLE GATING AND CONTROL SIGNALS. NOTE R/L >>> R/L = 0 >>> SHIFT RIGHT R/L = 1 >>> SHIFT LEFT R/L SERIAL IN RIGHT SERIAL IN LEFT J K J J SERIAL OUT LEFT K SERIAL OUT RIGHT K Ovidiu Ghita Page 117
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech  3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationCOMBINATIONAL CIRCUITS
COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationSEQUENTIAL CIRCUITS. Block diagram. Flip Flop. SR Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
More informationHaving read this workbook you should be able to: recognise the arrangement of NAND gates used to form an SR flipflop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an SR flipflop. describe how such a flipflop can be SET and RESET. describe the disadvantage
More informationMemory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4bit ripplethrough decade counter with a decimal readout display. Such a counter
More informationTo design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationLesson 12 Sequential Circuits: FlipFlops
Lesson 12 Sequential Circuits: FlipFlops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
More informationCHAPTER 11 LATCHES AND FLIPFLOPS
CHAPTER 11 LATCHES AND FLIPFLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 SetReset Latch 11.3 Gated D Latch 11.4 EdgeTriggered D FlipFlop 11.5 SR FlipFlop
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 2. LECTURE: ELEMENTARY SEUENTIAL CIRCUITS: FLIPFLOPS 1st year BSc course 2nd (Spring) term 2012/2013 1
More informationDEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS453
More informationChapter 9 Latches, FlipFlops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, FlipFlops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. PuJen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits PuJen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationWEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
More informationLatches, the D FlipFlop & Counter Design. ECE 152A Winter 2012
Latches, the D FlipFlop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
More informationTheory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
More informationCopyright Peter R. Rony 2009. All rights reserved.
Experiment No. 1. THE DIGI DESIGNER Experiment 11. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2INPUT POSITIVE NAND GATE Experiment 21. Truth Table
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationMaster/Slave Flip Flops
Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave
More informationSequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
More informationSo far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
More informationASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd hapter 8 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ounting in Binary As you know, the binary count sequence
More informationDigital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian Email: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief Email: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An nbit register
More informationLecture3 MEMORY: Development of Memory:
Lecture3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
More informationFlipFlops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 FlipFlops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
More informationDigital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
More informationDIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department
Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and
More informationBinary Adders: Half Adders and Full Adders
Binary Adders: Half Adders and Full Adders In this set of slides, we present the two basic types of adders: 1. Half adders, and 2. Full adders. Each type of adder functions to add two binary bits. In order
More informationUpon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationList of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC7447).
G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:4 th Semester[Electronics] Subject:  Digital Circuits List of Experiment Sr. Name Of Experiment
More informationCounters are sequential circuits which "count" through a specific state sequence.
Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:
More informationContents COUNTER. Unit III Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divideby2 Counter... 3 Toggle FlipFlop...3 Frequency Division using Toggle Flipflops...5 Truth Table for a 3bit Asynchronous Up Counter...6 Modulo
More informationDecimal Number (base 10) Binary Number (base 2)
LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be
More informationSequential Logic Design Principles.Latches and FlipFlops
Sequential Logic Design Principles.Latches and FlipFlops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and FlipFlops SR Latch
More informationTakeHome Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas
TakeHome Exercise Assume you want the counter below to count mod6 backward. That is, it would count 0543210, etc. Assume it is reset on startup, and design the wiring to make the counter count
More informationL4: Sequential Building Blocks (Flipflops, Latches and Registers)
L4: Sequential Building Blocks (Flipflops, Latches and Registers) Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Prof. Randy Katz (Unified
More informationAsynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationOperating Manual Ver.1.1
4 Bit Binary Ripple Counter (UpDown Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94101, Electronic Complex Pardesipura, Indore 452010, India Tel : 91731 2570301/02, 4211100 Fax: 91731
More informationFlipFlops and Sequential Circuit Design. ECE 152A Winter 2012
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationECE380 Digital Logic
ECE38 igital Logic FlipFlops, Registers and Counters: FlipFlops r.. J. Jackson Lecture 25 Flipflops The gated latch circuits presented are level sensitive and can change states more than once during
More informationDesign Example: Counters. Design Example: Counters. 3Bit Binary Counter. 3Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
More informationThe components. E3: Digital electronics. Goals:
E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7segment display. 2 st. IC
More informationFig11 2bit asynchronous counter
Digital electronics 1Sequential circuit counters Such a group of flip flops is a counter. The number of flipflops used and the way in which they are connected determine the number of states and also
More informationThe string of digits 101101 in the binary number system represents the quantity
Data Representation Section 3.1 Data Types Registers contain either data or control information Control information is a bit or group of bits used to specify the sequence of command signals needed for
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flipflops;
More informationAsynchronous counters, except for the first block, work independently from a system clock.
Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flipflops, they can be asynchronous or synchronous and they can
More informationCounters & Shift Registers Chapter 8 of R.P Jain
Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of ModuloN ripple counter, UpDown counter, design of synchronous counters with and without
More informationCS311 Lecture: Sequential Circuits
CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flipflops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationCounters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0
ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flipflop values themselves, serves as the output. The output value increases by one on each clock cycle.
More informationCHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
More informationUseful Number Systems
Useful Number Systems Decimal Base = 10 Digit Set = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9} Binary Base = 2 Digit Set = {0, 1} Octal Base = 8 = 2 3 Digit Set = {0, 1, 2, 3, 4, 5, 6, 7} Hexadecimal Base = 16 = 2
More information7. Latches and FlipFlops
Chapter 7 Latches and FlipFlops Page 1 of 18 7. Latches and FlipFlops Latches and flipflops are the basic elements for storing information. One latch or flipflop can store one bit of information. The
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationModeling Sequential Elements with Verilog. Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 41 Sequential Circuit Outputs are functions of inputs and present states of storage elements
More information2011, The McGrawHill Companies, Inc. Chapter 3
Chapter 3 3.1 Decimal System The radix or base of a number system determines the total number of different symbols or digits used by that system. The decimal system has a base of 10 with the digits 0 through
More informationEE 261 Introduction to Logic Circuits. Module #2 Number Systems
EE 261 Introduction to Logic Circuits Module #2 Number Systems Topics A. Number System Formation B. Base Conversions C. Binary Arithmetic D. Signed Numbers E. Signed Arithmetic F. Binary Codes Textbook
More informationDATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO
GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS04 Quadruple 2 Inputs Gates 74LS00 Triple 3 Inputs Gates 74LS10 Dual 4 Inputs Gates 74LS20 8 Inputs Gates 74LS30 13 Inputs Gates
More informationSystems I: Computer Organization and Architecture
Systems I: omputer Organization and Architecture Lecture 8: Registers and ounters Registers A register is a group of flipflops. Each flipflop stores one bit of data; n flipflops are required to store
More informationChapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3 "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters TFF Basic Counting element State
More informationCHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS
CHAPTER IX1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249275 FROM MANO AN KIME CHAPTER IX2 INTROUCTION INTROUCTION Like combinational building blocks, we can also develop
More informationLayout of Multiple Cells
Layout of Multiple Cells Beyond the primitive tier primitives add instances of primitives add additional transistors if necessary add substrate/well contacts (plugs) add additional polygons where needed
More informationDigital Fundamentals
igital Fundamentals with PL Programming Floyd Chapter 9 Floyd, igital Fundamentals, 10 th ed, Upper Saddle River, NJ 07458. All Rights Reserved Summary Latches (biestables) A latch is a temporary storage
More informationDigital Design. Assoc. Prof. Dr. Berna Örs Yalçın
Digital Design Assoc. Prof. Dr. Berna Örs Yalçın Istanbul Technical University Faculty of Electrical and Electronics Engineering Office Number: 2318 Email: siddika.ors@itu.edu.tr Grading 1st Midterm 
More informationOct: 50 8 = 6 (r = 2) 6 8 = 0 (r = 6) Writing the remainders in reverse order we get: (50) 10 = (62) 8
ECE Department Summer LECTURE #5: Number Systems EEL : Digital Logic and Computer Systems Based on lecture notes by Dr. Eric M. Schwartz Decimal Number System: Our standard number system is base, also
More informationCDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline SR Latch D Latch EdgeTriggered D FlipFlop (FF) SR FlipFlop (FF) JK FlipFlop (FF) T FlipFlop
More informationChapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7 Registers and Load Enable 72 Register Transfers 73 Register Transfer Operations 74 A Note for VHDL and Verilog Users
More informationNumber and codes in digital systems
Number and codes in digital systems Decimal Numbers You are familiar with the decimal number system because you use them everyday. But their weighted structure is not understood. In the decimal number
More informationplc numbers  13.1 Encoded values; BCD and ASCII Error detection; parity, gray code and checksums
plc numbers  3. Topics: Number bases; binary, octal, decimal, hexadecimal Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;
More informationChapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
More informationDigital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
More informationLab 1: Study of Gates & Flipflops
1.1 Aim Lab 1: Study of Gates & Flipflops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flipflops. 1.2 Hardware Requirement a. Equipments 
More informationCSE140: Components and Design Techniques for Digital Systems
CE4: Components and esign Techniques for igital ystems Tajana imunic osing ources: Where we are now What we ve covered so far (Chap 5, App. A& B) Number representations Boolean algebra OP and PO Logic
More informationStandart TTL, Serie 74... Art.Gruppe 13.15. 1...
Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED 2nd (Spring) term 22/23 5. LECTURE: REGISTERS. Storage registers 2. Shift
More informationNUMBER SYSTEMS. 1.1 Introduction
NUMBER SYSTEMS 1.1 Introduction There are several number systems which we normally use, such as decimal, binary, octal, hexadecimal, etc. Amongst them we are most familiar with the decimal number system.
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationLAB #4 Sequential Logic, Latches, FlipFlops, Shift Registers, and Counters
LAB #4 Sequential Logic, Latches, FlipFlops, Shift Registers, and Counters LAB OBJECTIVES 1. Introduction to latches and the D type flipflop 2. Use of actual flipflops to help you understand sequential
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationCDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline Data Representation Binary Codes Why 6311 and Excess3? Data Representation (1/2) Each numbering
More informationSECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks
UNIVERSITY OF KERALA First Degree Programme in Computer Applications Model Question Paper Semester I Course Code CP 1121 Introduction to Computer Science TIME : 3 hrs Maximum Mark: 80 SECTION A [Very
More informationDigital Fundamentals. Lab 8 Asynchronous Counter Applications
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:
More informationENEE 244 (01**). Spring 2006. Homework 5. Due back in class on Friday, April 28.
ENEE 244 (01**). Spring 2006 Homework 5 Due back in class on Friday, April 28. 1. Fill up the function table (truth table) for the following latch. How is this latch related to those described in the lectures
More informationSN54/74LS192 SN54/74LS193
PRESEABLE BCD/DECADE UP/DOWN COUNER PRESEABLE 4BI BINARY UP/DOWN COUNER he SN4/74LS2 is an UP/DOWN BCD Decade (842) Counter and the SN4/74LS3 is an UP/DOWN MODULO6 Binary Counter. Separate Count Up and
More informationCombinational Logic Design Process
Combinational Logic Design Process Create truth table from specification Generate Kmaps & obtain logic equations Draw logic diagram (sharing common gates) Simulate circuit for design verification Debug
More informationBinary Representation. Number Systems. Base 10, Base 2, Base 16. Positional Notation. Conversion of Any Base to Decimal.
Binary Representation The basis of all digital data is binary representation. Binary  means two 1, 0 True, False Hot, Cold On, Off We must be able to handle more than just values for real world problems
More informationLecture 11: Number Systems
Lecture 11: Number Systems Numeric Data Fixed point Integers (12, 345, 20567 etc) Real fractions (23.45, 23., 0.145 etc.) Floating point such as 23. 45 e 12 Basically an exponent representation Any number
More informationChapter 5. Sequential Logic
Chapter 5 Sequential Logic Sequential Circuits (/2) Combinational circuits: a. contain no memory elements b. the outputs depends on the current inputs Sequential circuits: a feedback path outputs depends
More informationANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH218 3108 Dr. A.P. Vajpeyi Email: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
More informationLogic Reference Guide
Logic eference Guide Advanced Micro evices INTOUCTION Throughout this data book and design guide we have assumed that you have a good working knowledge of logic. Unfortunately, there always comes a time
More information1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.
File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one
More informationLSN 2 Number Systems. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology
LSN 2 Number Systems Department of Engineering Technology LSN 2 Decimal Number System Decimal number system has 10 digits (09) Base 10 weighting system... 10 5 10 4 10 3 10 2 10 1 10 0. 101 102 103
More information