Digital Electronics Detailed Outline
|
|
|
- Joel Fletcher
- 9 years ago
- Views:
Transcription
1 Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept that must be considered for the safety of the individual, class, and overall environment of the classroom/laboratory. 2. Electricity, even at the nominal levels used in this curriculum, can cause bodily harm or even death. 3. Engineers and technicians use scientific notation, engineering notation, and Systems International (SI) notation to conveniently write very large or very small numbers frequently encountered when working with electronics. 4. Manufacturers of resistors and capacitors use an accepted industry standard to label the nominal value of resistors and capacitors. 5. Soldering is the process of joining two metal surfaces together to form an electrical connection. Soldering is used extensively in the assembly of electronic components. 6. The ability to properly solder electronic components and recognition of improper solder connections is an important skill for engineers and technicians. Know and practice proper safety while working with electronics. Be able to express numbers in scientific notation, engineering notation, and System International (SI) notation. Identify many of the common components used in electronics. Be able to determine a resistor s nominal value by reading its color code. Be able to determine a resistor s actual value by reading its resistance with a Digital Multimeter (DMM). Be able to determine a capacitor s nominal value by reading its labeled nomenclature. Be able to properly tin the tip of a soldering iron. Use proper soldering/de-soldering techniques to solder and de-solder components on a printed circuit boards. DE Detailed and Performance Objective Outline Page 1
2 Lesson 1.2: Introduction to Analog (11 days) 1. Analog and digital signals have different waveforms with distinctive characteristics. 2. Digital signals have two well-defined voltage levels, one for a logic high and one for a logic low. 3. Analog signals have an infinite number of voltage levels that vary continuously over the voltage range for that particular system. 4. The atomic structure of a material determines whether it is a conductor, an insulator, or a semiconductor. 5. An understanding of the basics of electricity requires the understanding of three fundamental concepts of voltage, current, and resistance 6. Engineers and technicians use Circuit Design Software as a tool to verify functionality of their analog and digital designs. Be able to identify the parts of an atom and determine if an element would make a good conductor, insulator, or semiconductor. Use Ohm s Law, Kirchhoff s Voltage Law, and Kirchhoff s Current Law to solve for simple series and parallel circuit. Be able to use a Circuit Design Software to analyze simple analog circuits. Be able to use a breadboard and digital multimeter to analyze simple analog circuits. Be able to determine the amplitude, period, frequency, and duty cycle analog and digital signals. Be able to analyze and design simple digital oscillators using the 555 Timer chip. Utilize the Circuit Design Software (CDS) to simulate and test a complete analog design. Lesson 1.3: Introduction to Digital (12 days) 1. The manufacturer datasheet contains a logic gate s general description, connection diagram, and function table. 2. Integrated circuits are categorized by their underlying circuitry, scale of integration, and packaging style. DE Detailed and Performance Objective Outline Page 2
3 3. Transistor-Transistor Logic (TTL) gates are available in a series of sub-families, each having their own advantages and disadvantages related to speed and power. 4. Logic gates are depicted by their schematic symbol, logic expression, and truth table. 5. The input and output values of combinational and sequential logic function differently. 6. Combinational logic designs implemented with AND gates, OR gates, and INVERTER gates are referred to as AOI designs. 7. The flip-flop is the fundamental building block of sequential logic. Be able to obtain and extract information from the manufacturer datasheets for components commonly used in digital electronics. Know how to identify commonly used electronic components given their part number or schematic symbol. Be able to identify various integrated circuit (IC) package styles. Know the fundamental differences between combinational and sequential logic. Identify and describe the function of AND, OR, & Inverter gates. Be able to use Circuit Design Software (CDS) to simulate and test a simple combinational logic circuit designed with AND, OR, & Inverter gates. Identify and describe the function of a D flip-flop. Be able to use Circuit Design Software (CDS) to simulate and test a simple sequential logic circuit design with D flip-flops. Utilize the Circuit Design Software (CDS) to simulate and test a complete design containing both combinational and sequential logic. Unit 2: Combinational Logic (60 Total Days) Lesson 2.1: Introduction to AOI Logic (20 days) 1. An understanding of the binary number system and its relationship to the decimal number system is essential in the combinational logic design process. 2. The first step in designing a combinational logic circuit is to translate a set of design specifications into a truth table. 3. A truth table describes the behavior of a combinational logic design by listing all possible input combinations and the desired output for each. 4. Logic expressions can be derived from a given truth table; likewise, a truth table can be constructed from a given logic expression. DE Detailed and Performance Objective Outline Page 3
4 5. All logic expressions can be expressed in one of two forms: sum-of-products (SOP) or products of sum (POS). 6. All logic expressions, whether simplified or not, can be implemented using AND, OR, & Inverter Gates. 7. There is a formal design process for translating a set of design specifications into a functional combinational logic circuit. Convert numbers between the binary and decimal number systems. Translate design specifications into truth tables. Extract un-simplified logic expressions from truth tables. Construct truth tables from logic expressions. Use the rules and laws of Boolean algebra, including DeMorgan s, to simplify logic expressions. Analyze AOI (AND/OR/Invert) combinational logic circuits to determine their equivalent logic expressions and truth tables. Design combinational logic circuits using AOI logic gates. Translate a set of design specifications into a functional AOI combinational logic circuit following a formal design process. Use Circuit Design Software (CDS) and a Digital Logic Board (DLB) to simulate and prototype AOI logic circuits. Lesson 2.2: Introduction to NAND and NOR Logic (14 days) 1. Karnaugh Mapping is a graphical technique for simplifying logic expressions containing two, three, and four variables. 2. A don t care condition is a situations where the design specifications don t care what the output is for one or more input conditions. Don t care conditions in K- Maps can lead to significantly simpler logic expressions and circuit implementations. 3. A NAND gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an inverter gate. Any combinational logic expression can be implemented using only NAND gates. 4. A NOR gate is considered a universal gate because it can be used to implement an AND gate, OR gate, and an inverter gate. Any combinational logic expression can be implemented using only NOR gates. DE Detailed and Performance Objective Outline Page 4
5 5. There is a formal design process for translating a set of design specifications into a functional combinational logic circuit implement with NAND or NOR gates. 6. Combinational logic designs implemented with NAND gates or NOR gates will typically required fewer Integrated Circuits (IC) than AOI equivalent implementations. Use the K-Mapping technique to simplify combinational logic problems containing two, three, and four variables. Be able to solve K-Maps that contain one or more don t care conditions. Design combinational logic circuit using NAND and NOR logic gates. Translate a set of design specifications into a functional NAND or NOR combinational logic circuit following a formal design process. Be able to compare and contrast the quality of combinational logic designs implemented with AOI, NAND, and NOR logic gates. Use Circuit Design Software (CDS) and a Digital Logic Board (DLB) to simulate and prototype NAND and NOR logic circuits. Lesson 2.3: Date of Birth Design (9 days) 1. Seven-segment displays are used to display the digits 0-9 as well as some alpha characters. 2. The two varieties of seven-segment displays are common cathode and common anode. 3. Any combinational logic expression can be implemented with AOI, NAND, or NOR logic. 4. A formal design process exists for translating a set of design specifications into a functional combinational logic circuit. Use a seven-segment display in a combinational logic design to display alpha/numeric values. Select the correct current limiting resistor and properly wire both common cathode and common anode seven-segment displays. DE Detailed and Performance Objective Outline Page 5
6 Follow a formal design process to translate a set of design specifications for a design containing multiple outputs into a functional combinational logic circuit. Design AOI, NAND, & NOR solutions for a logic expression and select the solution that uses the least number of ICs to implement. Use Circuit Design Software (CDS) and Digital Logic Board (DLB) to simulate and prototype AOI, NAND, & NOR logic circuits. Lesson 2.4: Specific Comb Logic Circuits & Misc. Topics (8 days) 1. An understanding of the hexadecimal and octal number systems and their relationship to the decimal number system is necessary for comprehension of digital electronics. 2. XOR and XNOR gates can be used to implement combinational logic circuits, but their primary intended purpose is for implementing binary adder circuits. 3. The addition of two binary numbers of any bit length can be accomplished by cascading one half-adder with one or more full adders. 4. Multiplexer/de-multiplexer pairs are most frequently used when a single connection must be shared between multiple inputs and multiple outputs. 5. Electronics displays that use multiple seven-segment display utilize demultiplexers to significantly reduce the amount of power required to operate the display. 6. Two s complement arithmetic is the most commonly used method for handling negative numbers in digital electronics. Convert numbers between the hexadecimal or octal number systems and the decimal number system. Use XOR and XNOR gates to design binary half-adders and full-adders. Use SSI and MSI gates to design and implement binary adders. Design electronics displays using seven-segment displays that utilize demultiplexers. Use the two s complement process to add and subtract binary numbers. Use Circuit Design Software (CDS) and a Digital Logic Board (DLB) to simulate and prototype specific combinational logic circuits. Lesson 2.5: Programmable Logic Combinational (9 days) DE Detailed and Performance Objective Outline Page 6
7 1. Engineers and technicians use Circuit Design Software to enter and synthesize digital designs into programmable logic devices. 2. Programmable logic devices can be used to implement combinational logic circuits. 3. Circuits implemented with programmable logic devices require significantly less wiring than discrete logic, but they typically require a dedicated printed circuit board to hold the device. 4. Programmable logic devices can be used to implement any combinational logic circuits but are best suited for larger, more complex designs. Design combinational logic circuits using a programmable logic device. Be able to cite the advantages and disadvantages of programmable logic devices over discrete logic gates. Use Circuit Design Software (CDS) and a Digital Logic Board (DLB) to simulate and prototype combinational logic designs implemented with programmable logic. Unit 3: Sequential Logic (56 Total Days) Lesson 3.1: Latches & Flip-Flops (6 days) 1. The flip-flop and transparent latch are logic devices that have the capability to store data and can act as a memory device. 2. Flip-flops and transparent latches have both synchronous and asynchronous inputs. 3. Flip-flops can be used to design single event detection circuits, data synchronizers, shift registers, and frequency dividers. Know the schematic symbols and excitation tables for the D and J/K flip-flops. Describe the function of the D and J/K flip-flops. Describe the function of, and differences between, level sensitive and edge sensitive triggers. Describe the function of, and differences between, active high and active low signals. Describe the function of, and differences between, a flip-flop s synchronous and asynchronous inputs. DE Detailed and Performance Objective Outline Page 7
8 Draw detailed timing diagrams for the D or J/K flip-flop s Q output in response to a variety of synchronous and asynchronous input conditions. Analyze and design introductory flip-flop applications such as event detection circuits, data synchronizers, shift registers, and frequency dividers. Use Circuit Design Software (CDS) and a Digital Logic Board (DLB) to simulate and prototype introductory flip-flop applications. Lesson 3.2: Asynchronous Counter (14 days) 1. Asynchronous counters, also called ripple counters, are characterized by an external signal clocking the first flip-flop. All subsequent flip-flips are clocked by the output of the previous flip-flop. 2. Asynchronous counters can be implemented using small scale integrated (SSI) and medium scale integrated (MSI) logic gates. 3. Asynchronous counters can be implemented with either D or J/K flip-flops. 4. Up counters, down counters, and modulus counters all can be implemented using the asynchronous counter method. Know the advantages and disadvantage of counters designed using the asynchronous counter method. Be able to describe the ripple effect of an asynchronous counter. Be able to analyze and design up, down and modulus asynchronous counters using discrete D and J/K flip-flops. Be able to analyze and design up, down and modulus asynchronous counters using medium scale integrated (MSI) circuit counters. Use Circuit Design Software (CDS) and Digital Logic Board (DLB) to simulate and prototype SSI and MSI asynchronous counters. Lesson 3.3: Synchronous Counters (14 days) 1. Synchronous counters, also called parallel counters, are characterized by an external signal clocking all flip-flops simultaneously. 2. Synchronous counters can be implemented using small scale integrated (SSI) and medium scale integrated (MSI) logic gates. 3. Synchronous counters can be implemented with either D or J/K flip-flops. DE Detailed and Performance Objective Outline Page 8
9 4. Up counters, down counters, and modulus counters all can be implemented using the synchronous counter method. Know the advantages and disadvantage of counters designed using the synchronous counter method. Be able to analyze and design up, down and modulus synchronous counters using discrete D and J/K flip-flops. Be able to analyze and design up, down and modulus synchronous counters using medium scale integrated (MSI) circuit counters. Use Circuit Design Software (CDS) and Digital Logic Board (DLB) to simulate and prototype SSI and MSI synchronous counters. Lesson 3.4: Introduction to State-Machine Design (20 days) 1. A state machine is a circuit design that sequences through a set of predetermined states controlled by a clock and other input signals. 2. State machines are used to control common everyday devices such as elevator doors, traffic lights, and combinational (electronics) locks. 3. State machines can be implemented in one of two variations: Mealy or Moore. 4. State machines can be implemented using small and medium scale integrated gates and programmable logic devices. Be able to describe the components of a state machine. Be able to draw a state graph and construct a state transition table for a state machine. Be able to derive a state machine s Boolean equations from its state transition table. Be able to implement Boolean equations into a functional state machine. Describe the two variations of state machines and list the advantages of each. Use Circuit Design Software (CDS) and a Digital Logic Board (DLB) to simulate and prototype state machines designs implemented with discrete and programmable logic. Unit 4: Microcontrollers (29 Total Days) DE Detailed and Performance Objective Outline Page 9
10 Lesson 4.1: Introduction to Microcontrollers (9 days) 1. Flowcharting is a powerful graphical organizer used by technicians, computer programmers, engineers, and professionals in a variety of roles and responsibilities. 2. Basic programming skills include variable declaration, loops, and debugging. 3. Programming languages have their own grammar, called syntax. 4. Many everyday products use microcontrollers. 5. Variables used in programming are declared and given a size that is expressed in binary. Create flowcharts to use in programming Use the Board of Education to write programs Create a program that utilizes the Debug screen Create programs that use variables Create programs that use various loops Create programs that use inputs and outputs Lesson 4.2: Microcontroller: Hardware (11 days) 1. Microcontrollers are used to control many everyday products like robots, garage door openers, traffic lights, and home thermostats. 2. A servo motor is one that delivers continuous motion at various speeds. 3. Microcontrollers can be programmed to sense and respond to outside stimuli Program a servo motor. Program and test an autonomous robot. Use mathematics to calculate programming values. Lesson 4.3: Microcontroller: Process Control (9 days) DE Detailed and Performance Objective Outline Page 10
11 1. Digital devices are only relevant if they can interact with the real world. 2. Digital control devices are increasingly necessary for mechanical systems. 3. Realistic problem solving with a control system requires the ability to interface analog inputs and outputs with a digital device. 4. Microcontrollers are a practical tool for controlling a mechanical system. Performance Objectives Design and build a maze course. Design and build a timing device with remote triggers. Program a microcontroller to guide a robot through a maze. DE Detailed and Performance Objective Outline Page 11
Upon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
CHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
Gates, Circuits, and Boolean Algebra
Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks
A Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits
Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit
Lecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
Counters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
The components. E3: Digital electronics. Goals:
E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC
1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.
File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one
Figure 8-1 Four Possible Results of Adding Two Bits
CHPTER EIGHT Combinational Logic pplications Thus far, our discussion has focused on the theoretical design issues of computer systems. We have not yet addressed any of the actual hardware you might find
Content Map For Career & Technology
Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
Principles of Engineering (PLTW)
Indiana Department of Education Indiana Academic Course Framework Principles of Engineering (PLTW) Principles of Engineering is a course that focuses on the process of applying engineering, technological,
SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks
UNIVERSITY OF KERALA First Degree Programme in Computer Applications Model Question Paper Semester I Course Code- CP 1121 Introduction to Computer Science TIME : 3 hrs Maximum Mark: 80 SECTION A [Very
Electronics Technology
Teacher Assessment Blueprint Electronics Technology Test Code: 5907 / Version: 01 Copyright 2011 NOCTI. All Rights Reserved. General Assessment Information Blueprint Contents General Assessment Information
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
T146 Electro Mechanical Engineering Technician MTCU Code 51021 Program Learning Outcomes
T146 Electro Mechanical Engineering Technician MTCU Code 51021 Program Learning Outcomes Synopsis of the Vocational Learning Outcomes* The graduate has reliably demonstrated the ability to: 1. fabricate
Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course
Session ENG 206-6 Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course Nikunja Swain, Ph.D., PE South Carolina State University [email protected] Raghu Korrapati,
Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
DEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453
Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction
Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and
Flip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54
Fall 2005 Instructor Texts University of St. Thomas ENGR 230 ---- Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54 Lab: Section 1: OSS LL14 Tuesday
ANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: [email protected] Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
Operating Manual Ver.1.1
4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-
Unit/Standard Number. High School Graduation Years 2010, 2011 and 2012
1 Secondary Task List 100 SAFETY 101 Demonstrate an understanding of State and School safety regulations. 102 Practice safety techniques for electronics work. 103 Demonstrate an understanding of proper
Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
Course: Bachelor of Science (B. Sc.) 1 st year. Subject: Electronic Equipment Maintenance. Scheme of Examination for Semester 1 & 2
UPDATED SCHEME OF EXAMS. & SYLLABI FOR B.SC. Course: Bachelor of Science (B. Sc.) 1 st year Subject: Electronic Equipment Maintenance Scheme of Examination for Semester 1 & 2 (i) Theory: Two papers of
Combinational Logic Design Process
Combinational Logic Design Process Create truth table from specification Generate K-maps & obtain logic equations Draw logic diagram (sharing common gates) Simulate circuit for design verification Debug
FORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. Lab 2. The Full-Adder
FORDHAM UNIVERSITY CISC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. Science Spring, 2011 Lab 2 The Full-Adder 1 Introduction In this lab, the student will construct
Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage
Digital Fundamentals. Lab 8 Asynchronous Counter Applications
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:
Electronics Technology
Job Ready Assessment Blueprint Electronics Technology Test Code: 4035 / Version: 01 Copyright 2010. All Rights Reserved. General Assessment Information Blueprint Contents General Assessment Information
BINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
CHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
Module 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : [email protected] Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
Binary Adders: Half Adders and Full Adders
Binary Adders: Half Adders and Full Adders In this set of slides, we present the two basic types of adders: 1. Half adders, and 2. Full adders. Each type of adder functions to add two binary bits. In order
Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
Digital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: [email protected] Dr. Eng. Rania.Swief E-mail: [email protected] Dr. Eng. Ahmed H. Madian Registers An n-bit register
Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0
ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.
Lesson 12 Sequential Circuits: Flip-Flops
Lesson 12 Sequential Circuits: Flip-Flops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
EE360: Digital Design I Course Syllabus
: Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential
Contents COUNTER. Unit III- Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo
RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY
RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY Fall 2012 Contents 1 LABORATORY No 1 3 11 Equipment 3 12 Protoboard 4 13 The Input-Control/Output-Display
PLL frequency synthesizer
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 4 Lab 4: PLL frequency synthesizer 1.1 Goal The goals of this lab exercise are: - Verify the behavior of a and of a complete PLL - Find capture
DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
Chapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
CONTENTS PREFACE 1 INTRODUCTION 1 2 NUMBER SYSTEMS AND CODES 25. vii
2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. This material is CONTENTS PREFACE xv 1 INTRODUCTION 1 1.1 About Digital Design 1 1.2 Analog versus Digital 3 1.3 Digital Devices
DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department
Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and
CMOS Binary Full Adder
CMOS Binary Full Adder A Survey of Possible Implementations Group : Eren Turgay Aaron Daniels Michael Bacelieri William Berry - - Table of Contents Key Terminology...- - Introduction...- 3 - Design Architectures...-
Digital Systems. Syllabus 8/18/2010 1
Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,
Decimal Number (base 10) Binary Number (base 2)
LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be
List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).
G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment
Logic in Computer Science: Logic Gates
Logic in Computer Science: Logic Gates Lila Kari The University of Western Ontario Logic in Computer Science: Logic Gates CS2209, Applied Logic for Computer Science 1 / 49 Logic and bit operations Computers
Lab 1: Study of Gates & Flip-flops
1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -
Copyright Peter R. Rony 2009. All rights reserved.
Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table
ECEN 1400, Introduction to Analog and Digital Electronics
ECEN 1400, Introduction to Analog and Digital Electronics Lab 4: Power supply 1 INTRODUCTION This lab will span two lab periods. In this lab, you will create the power supply that transforms the AC wall
7. Latches and Flip-Flops
Chapter 7 Latches and Flip-Flops Page 1 of 18 7. Latches and Flip-Flops Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. The
Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: [email protected]. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: [email protected] 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements
Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
Flip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS
CHAPTER IX-1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249-275 FROM MANO AN KIME CHAPTER IX-2 INTROUCTION -INTROUCTION Like combinational building blocks, we can also develop
Standart TTL, Serie 74... Art.Gruppe 13.15. 1...
Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2-Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter
Chapter 9 Latches, Flip-Flops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
Active Learning in the Introduction to Digital Logic Design Laboratory Course
Active Learning in the Introduction to Digital Logic Design Laboratory Course Jing Pang Department of Electrical and Electronic Engineering, Computer Engineering Program, California State University, Sacramento,
CHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
ESYST 123 - Residential Wiring
ESYST 123 - Residential Wiring Approval Date: Effective Term: Department: ELECTRONIC SYSTEMS TECHNOLOGY Division: Career Technical Education Units: 4.00 Grading Option: Letter Grade Transferability: CSU
Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
Seven-Segment LED Displays
Seven-Segment LED Displays Nicholas Neumann 11/19/2010 Abstract Seven-segment displays are electronic display devices used as an easy way to display decimal numerals and an alterative to the more complex
Digital Logic Elements, Clock, and Memory Elements
Physics 333 Experiment #9 Fall 999 Digital Logic Elements, Clock, and Memory Elements Purpose This experiment introduces the fundamental circuit elements of digital electronics. These include a basic set
Designing Digital Circuits a modern approach. Jonathan Turner
Designing Digital Circuits a modern approach Jonathan Turner 2 Contents I First Half 5 1 Introduction to Designing Digital Circuits 7 1.1 Getting Started.......................... 7 1.2 Gates and Flip
Theory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
COMBINATIONAL CIRCUITS
COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different
ENGI 241 Experiment 5 Basic Logic Gates
ENGI 24 Experiment 5 Basic Logic Gates OBJECTIVE This experiment will examine the operation of the AND, NAND, OR, and NOR logic gates and compare the expected outputs to the truth tables for these devices.
CpE358/CS381. Switching Theory and Logical Design. Class 10
CpE358/CS38 Switching Theory and Logical Design Class CpE358/CS38 Summer- 24 Copyright 24-373 Today Fundamental concepts of digital systems (Mano Chapter ) Binary codes, number systems, and arithmetic
plc numbers - 13.1 Encoded values; BCD and ASCII Error detection; parity, gray code and checksums
plc numbers - 3. Topics: Number bases; binary, octal, decimal, hexadecimal Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;
3-Digit Counter and Display
ECE 2B Winter 2007 Lab #7 7 3-Digit Counter and Display This final lab brings together much of what we have done in our lab experiments this quarter to construct a simple tachometer circuit for measuring
To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
Test Code: 8094 / Version 1
Blueprint Electromechanical Engineering Technology PA Test Code: 8094 / Version 1 Copyright 2014. All Rights Reserved. General Assessment Information Electromechanical Engineering Technology PA Blueprint
Sequential Logic Design Principles.Latches and Flip-Flops
Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch
Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas
Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count
Study Guide for the Electronics Technician Pre-Employment Examination
Bay Area Rapid Transit District Study Guide for the Electronics Technician Pre-Employment Examination INTRODUCTION The Bay Area Rapid Transit (BART) District makes extensive use of electronics technology
A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online
A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online Dr. Brock J. LaMeres Assistant Professor Electrical & Computer Engineering Dept Montana
Lecture-3 MEMORY: Development of Memory:
Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
COURSE SYLLABUS. PRE-REQUISITES: Take CETT-1303(41052); Minimum grade C, CR.
COURSE SYLLABUS COURSE NUMBER AND TITLE: CETT 1325- Digital Fundamentals COURSE (CATALOG) DESCRIPTION An entry level course in digital electronics covering number systems, binary mathematics, digital codes,
ELABOTrainingsSysteme Aus- und Weiterbildung GmbH. Electrical Engineering Electronics Digital Technology. www.elabo-ts.com
Aus- und Weiterbildung GmbH Electrical Engineering Electronics Digital Technology www.elabo-ts.com Principles of Electrical Engineering... Analysis of electrical-engineering systems on component level
PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1
UNIT 22: PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1 This work covers part of outcome 3 of the Edexcel standard module: Outcome 3 is the most demanding
2011, The McGraw-Hill Companies, Inc. Chapter 3
Chapter 3 3.1 Decimal System The radix or base of a number system determines the total number of different symbols or digits used by that system. The decimal system has a base of 10 with the digits 0 through
Sum-of-Products and Product-of-Sums expressions
Sum-of-Products and Product-of-Sums expressions This worksheet and all related files are licensed under the reative ommons ttribution License, version.. To view a copy of this license, visit http://creativecommons.org/licenses/by/./,
Experiment teaching of digital electronic technology using Multisim 12.0
World Transactions on Engineering and Technology Education Vol.12, No.1, 2014 2014 WIETE Experiment teaching of digital electronic technology using Multisim 12.0 Qiu-xia Liu Heze University Heze, Shandong,
Systems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 9 - Register Transfer and Microoperations Microoperations Digital systems are modular in nature, with modules containing registers, decoders, arithmetic
Sequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
Lecture N -1- PHYS 3330. Microcontrollers
Lecture N -1- PHYS 3330 Microcontrollers If you need more than a handful of logic gates to accomplish the task at hand, you likely should use a microcontroller instead of discrete logic gates 1. Microcontrollers
