DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO
|
|
|
- Avis Watts
- 8 years ago
- Views:
Transcription
1 GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS04 Quadruple 2 Inputs Gates 74LS00 Triple 3 Inputs Gates 74LS10 Dual 4 Inputs Gates 74LS20 8 Inputs Gates 74LS30 13 Inputs Gates 74LS133 POSITIVES NAND GATES AND INVERTERS WITH OPEN COLLECTOR OUTPUTS Hex Invertes 74LS05 Quadruple 2 Inputs Gates 74LS01 74LS03 Triple 3 Inputs Gates 74LS12 Dual 4 Inputs Gates 74LS22 POSITIVES AND GATES Quadruple 2 Inputs Gates 74LS08 Triple 3 Inputs Gates 74LS11 Dual 4 Inputs Gates 74LS21 POSITIVES AND GATES WITH OPEN COLLECTOR OUTPUTS Quadruple 2 Inputs Gates 74LS09 Triple 3 Inputs Gates 74LS15 POSITIVES OR GATES Quadruple 2 Inputs Gates 74LS32 POSITIVES NOR GATES Quadruple 2 Inputs Gates 74LS02 Triple 3 Inputs Gates 74LS27 Dual 4 Inputs Gates with Strobe 74LS25 SCHMITT TRIGGER POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS14 Dual 4 Inputs Positive NAND 74LS13 1
2 GATES, EXPANDERS, BUFFERS, DRIVERS AND TRANSCEIVERS AND OR INVERTERS GATES 2 Wide 4 Input 74LS55 4 Wide Input 4 Wide 2 Input 74LS54 4 Wide Input Dual 2 Wide 2 Input 74LS51 EXPANDERS GATES 4 Wide AND OR 74LS53 2 Wide AND OR INVERT 74LS55 Dual 2 Wide AND OR INVERT 74LS50 BUFFER AND INTERFACE GATES WITH OPEN COLLECTOR OUTPUTS Hex 74LS07 74LS17 Hex Inverter 74LS06 Quad 2 Input Positive NAND 74LS26 74LS38 Quad 2 Input Positive NOR 74LS33 GATES, EXPANDERS, BUFFERS, DRIVERS AND TRANSCEIVERS Noinverting Octal Buffers/Drivers 74LS241 74LS244 Inverting Octal Buffers/Drivers 74LS240 Octal Transceivers 74LS245 Noinverting Hex Buffers/Drivers 74LS365 74LS367 Noinverting Hex Buffers/Drivers 74LS366 74LS368 Quad Buffers/Drivers with Independent 74LS125 Output Controls 74LS126 Noninverting Quad Transceivers 74LS243 Inverting Quad Transceivers 74LS242 2
3 BUFFERS, DRIVERS, TRANSCEIVERS AND CLOCK GENERATORS BUFFERS, CLOCK/MEMORY DRIVERS Quad 2 Input Positive NAND 74LS37 Quad 2 Input Positive NOR 74LS28 Quad 2 Input Positive NAND 74LS40 OCTAL BI-/TRI-DIRECTIONAL BUS TRANSCCEIVERS 12 ma, 24 ma, 48 ma, 64 ma sink, True Outputs (3-state) 74LS245 FLIP-FLOP DUAL AND SINGLE FLIP FLOPS 74LS73 74LS76 74LS78 Dual J K Edge Triggered 74LS107 74LS109 74LS112 74LS114 74LS73 74LS76 Dual Pulse Triggered 74LS78 74LS107 Dual J K with Data Lockout Dual D Type 74LS74 QUAD AND HEX FLIP FLOPS 74LS174 74LS378 D Type 74LS171 74LS175 74LS379 OCTAL, 9-BIT, AND 10-BIT D-TYPE FLIP FLOPS True Data with Clear 74LS273 74LS364 True with Enable 74LS377 3
4 LATCHES AND MULTIVIBRATORS QUAD LATCHES Dual 2 Bit Transparent 74LS75 74LS375 S R 74LS279 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS Single 74LS122 Dual 74LS123 OCTAL LATCHES Addressable 74LS259 MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER Single 74LS121 Dual 74LS221 REGISTERS SHIFT REGISTERS Parallel In, Parallel Out, Bidirectional Parallel In, Parallel Out Serial In, Parallel Out Parallel In, Serial Out Serial In, Serial Out 74LS198 74LS299 74LS323 74LS194 74LS95 74LS195 74LS295 74LS395 74LS164 74LS165 74LS166 74LS91 4
5 REGISTER FILES 4 Words 4 Bits 74LS170 74LS670 OTHER REGISTERS Quadruple Multiplexers with Storage 74LS298 74LS399 8 Bit Universal Shift Registers 74LS299 Quadruple Bus Buffer Registers 74LS173 COUNTERS SYNCHRONOUS COUNTERS POSITIVE-EDGE TRIGGERED 74LS160 Decade 74LS162 74LS194 74LS190 Decade Up/Down 74LS192 74LS161 4-Bit Binary 74LS163 74LS169 4-Bit Binary Decade 74LS191 Up/Down 74LS193 ASYNCHRONOUS COUNTERS (RIPLLEY CLOCK) NEGATIVE-EDGE TRIGGERED Decode 74LS90 74LS93 4-Bit Binary 74LS197 74LS293 Divide by 12 74LS92 Dual Decode 74LS390 74LS490 Dual 4-Bit Binary 74LS393 8-BIT BINARY COUNTERS WITH REGISTERS Parallel Register Outputs 74LS590 5
6 DECODERS, ENCODERS, DATA SELECTOR/MULTIPLEXERS AND SHIFTERS DATA SELECTORS MULTIPLEXERS 16 to 1 74LS150 74LS151 8 to 1 74LS251 74LS153 74LS253 Dual 4 to 1 74LS352 74LS353 74LS298 Octal 2 to 1 with Storage 74LS399 74LS157 74LS158 Quad 2 to 1 74LS257 74LS258 DECODERS/DEMULTIPLEXERS 4 to 16 74LS to 10 BCD to Decimal 74LS42 4 to 10 Excess 3 to Decimal 74LS43 4 to 10 Excess 3 Gray to Decimal 74LS44 3 to 8 74LS138 74LS139 Dual LS155 74LS156 PRIORITY ENCODERS/REGISTERS Full BCD Cascadable Octal Cascadable Octal with 3 state Outputs 74LS147 74LS148 74LS348 6
7 DISPLAYS DECODERS/ENCODERS, MEMORY/MICROPROCESSOR CONTROLLERS AND VOLTAGE CONTROLLED OSCILLATORS OPEN-COLLECTOR DISPLAY DECODERS/DRIVERS BCD to Decimal BCD to Seven Segment 74LS45 74LS145 74LS47 74LS48 74LS49 74LS247 OPEN-COLLECTOR DISPLAY DECODERS/DRIVERS WITH COUNTERS/LATCH BCD Counter/4-Bit Lacht/BCD-to-Seven- Segment Decoder/Lad Driver 74LS143 VOLTAGE CONTROLLED OSCILLATORS Dual 74LS124 74LS629 CLOCK GENERATOR CIRCUITS Dual VCO 74LS124 COMPARATORS AND ERROR DETECTION CIRCUITS PARITY GENERATORS/CHECKERS, ERROR DETECTION AND CORRECTION CIRCUITS Odd Even Paraty Genarators Checkers 74LS180 74LS280 7
8 ARITHMETIC CIRCUITS AND PROCESSOR ELEMENTS PARALLEL BINARY ADDERS 4 Bit 74LS83 74LS283 ACCUMULATORS, ARITHMETIC LOGIC UNITS, LOOK-AHEAD CARRY GENERATORS 4 Bit Arithmetric Logic Units/ Function 74LS181 Generators 74LS381 MULTIPLIERS 2-Bit-by-4-Bit-Parallel Binary Multipliers 74LS261 OTHER ARITHMETIC OPERATORS Quad 2-Inputs Exclusive OR Gates with Totem-Pole Outputs Quad 2-Inputs Exclusive OR Gates with Open Collector Outputs Quad 2-Inputs Exclusive NOR Gates with Open Collector Outputs 74LS86 74LS386 74LS136 74LS266 MEMORIES RANDOM-ACCESS READ-WRITE MEMORIES (RAM S) 16 Bit Register File 74LS170 74LS670 8
9 DATASHEET 9
10 74LS00 Quadruple 2 Input Gates Positive Nands Gates 74LS01 Quadruple 2 Input Positive Nands Gates With open collectors outputs 74LS02 Quadruple 2 Inputs Positive Nor Gates 74LS03 Quadruple 2 Inputs Positive Nands Gates With open collectors outputs 74LS04 Hex Invertes 10
11 74LS05 Hex Invertes With Open-Collector Outputs 74LS06 Hex Invertes With Open-Collector High-Voltage Outputs 74LS07 Hex Buffers/Drivers With Open-Collector High-Voltage Outputs 74LS08 Quadruple 2-Input Positive And Gates 74LS09 Quadruple 2-Input Positive And Gates With Open-Collector Outputs 11
12 74LS10 Triple 3-Input Positive Nand Gates DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS11 Triple 3-Input Positive And Gates 74LS12 Triple 3-Input Positive Nand Gates With Open-Collector Outputs 74LS13 Dual 4-Input Positive-Nand Schmitt Triggers 74LS14 Hex Schmitt-Trigger Inverters 12
13 74LS15 Triple 3-Input Positive And Gates With Open-Collector Outputs DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS17 Hex Buffers/Drivers With Open-Collector High-Voltage Outputs 74LS20 Dual 4-Input Positive-Nand Gates 74LS21 Dual 4-Input Positive-And Gates 74LS22 Dual 4-Input Positive Nand Gates With Open-Collector Outputs 13
14 74LS25 Dual 4-Input Positive Nor Gates With Strobe 74LS26 Quadruple 2 Input High Voltage Interface Positive Nand Gates 74LS27 Triple 3 Input Positive Nor Gates 74LS28 Quadruple 2 Input Positive Not Buffers 74LS30 8 Input Positive Nand Gates 14
15 74LS32 Quadruple 2 Input Positive Or Gates DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS33 Quadruple 2 Input Positive Nor Buffers With Open Collector Outputs 74LS37 Quadruple 2 Input Positive Nand Gates 74LS38 Quadruple 2 Input Positive Nand Buffers With Open Collector Outputs 74LS40 Dual 4 Input Positive Nand Buffers 15
16 74LS42 4 Line-To-10-Line Decoders BCD-TO-DECIMAL 74LS43 4 Line-To-10-Line Decoders EXCESS-3-TO-DECIMAL 74LS44 4 Line-To-10-Line Decoders EXCESS-3-GRAY-TO-DECIMAL 74LS45 BCD To Decimal Decoders/Drivers 74LS47 BCD To Seven Segment Decoders/Drive 16
17 74LS48 BCD To Seven Segment Decoders/Drive 74LS49 BCD To Seven Segment Decoders/Drive 74LS50 Dual 2-Wide 2-Input And-Or-Invert Gates (One Gate Expandable) 74LS51 An-Or-Invert Gates 7453 Expandable 4-Wide And-Or-Invert Gates 17
18 74LS54 4-Wide And-Or-Invert Gates 74LS55 2-Wide 4-Input And-Or-Invert Gates 74LS63 Hex Current-Sensing Interface Gates 74LS73 Dual J-K Flip-Flops With Clear 74LS74 Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset And Clear 18
19 74LS75 4-Bit Bistable Latches 74LS76 Dual J-K Flip-Flops With Preset and Clear 74LS78 Dual J-K Flip-Flops With Preset, Common Clear and Common Clock 74LS83 4-Bit Binary Full Adders With Fast Carry 74LS85 4-Bit Magnitude Comparator 19
20 74LS86 Quadruple 2-Input Exclusive-Or Gates 74LS90 Decade Counters 74LS91 8-Bit Shift Registers 74LS92 Divide-By-Twelve Counters 74LS93 4-Bit Binary Counters 20
21 74LS95 4-Bit Shift Registers 74LS96 5-Bit Shift Registers Bit Bistable Lacthes 74LS107 Dual J-K Master-Slave Flip-Flops With Clear 21
22 74LS109 Dual J -K Positive Edge-Triggered Flip-Flop With Preset And Clear DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL Dual J-K Master-Slave Flip-Flops With Data Lockout 74LS112 Dual J-K Negative-Edge-Triggered Flip-Flop With Preset And Clear 74LS113 Dual J-K Negative-Edge-Triggered Flip-Flop With Preset 74LS114 Dual J-K Negative-Edge-Triggered Flip-Flop With Preset Common Clear and Commom Clock 22
23 74LS121 Monostabe Multivibrators DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS122 Retriggerable Monostabe Multivibrators With Clear 74LS123 Dual Retriggerable Monostable Multivibrators With Clear 74LS124 Dual Volatge-Controlled Oscillators 74LS125 Quadruple Bus Buffer Gates With Three-State Outputs 23
24 74LS126 Quadruple Bus Buffer Gates With Three-State Outputs 74LS132 Quadruple 2-Input Positive-Nand Schmitt Triggers 74LS Input Positive-Nand Gates 74LS136 Quad Exclusive-Or Gates With Open-Collectors Outputs 24
25 74LS138 3-To-8 Line Decoders/Demultiplexers 74LS139 Dual 2-To-4 Line Decoders/Demultiplexers 74LS141 BCD-To-Decimal Decoder/Driver 74LS143 Counter/Lacth/Decoder/Driver 74LS145 BCD-To-Decimal Decoder/Driver 25
26 74LS Line Decimal to 4-Line BCD Priority Encoders DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS148 8-Line to 3-Line Octal Priority Encoders 74LS150 1-of-16 Data Selector/Multiplexers 74LS151 1-of-8 Data Selector/Multiplexers 74LS153 Dual 4-Line to 1-Line Data Selector/Multiplexers 26
27 Line to 16-Line Decoders/Demultiplexers 74LS155 Decoders/Demultiplexers (Totem-Pole Outputs) 74LS156 Decoders/Demultiplexers (Open-Collector Outputs) 74LS157 Quad 2-To 1-Line Data Selector/Multiplexers (Noninverted Data Outputs) 74LS158 Quad 2-To 1-Line Data Selector/Multiplexers (Inverted Data Outputs) 27
28 To 16-Line Decoders/Demultiplexers (Open-Collector Outputs) 74LS160 Synchronous 4-Bit Counters (Decade, Direct Clear) 74LS161 Synchronous 4-Bit Counters (Binary, Direct Clear) 74LS162 Synchronous 4-Bit Counters (Decade, Synchronous Clear) 74LS163 Synchronous 4-Bit Counters (Binary, Synchronous Clear) 28
29 74LS164 8-Bit Parallel Output Serial Shift Registers DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS165 Parallel-Load 8-Bit Shift Registers With Compementary Outputs 74LS166 8-Bit Shitf Registers 74LS169 4-Bit Up/Down Synchronous Clear (Binary) 29
30 74LS170 4-By-4 Register Files With Output Open Collector 74LS171 Quadruple D-Type Flip-Flops With Clear 74LS173 4-Bit D-Type Registers 74LS174 Hex D-Type Flip-Flops 74LS175 Quad D-Type Flip-Flops 30
31 74176 Presetable Counters/Latches (Decade (Bi-Quinary) DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL Bit Universal Shift Registers Bit Odd/Even Paraty Generators/Checkers 74LS181 Arithmetric Logic Units /Function Generators Code Converters (Binary-To-BCD) 31
32 74LS190 Synchronus Up/Down Counters (BCD) DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS191 Synchronus Up/Down Counters (Bynary) 74LS192 Synchronous Up/Down Dual Clock Counters (BCD With Clear) 74LS193 Synchronous Up/Down Dual Clock Counters (Bynary With Clear) 74LS194 4-Bit BidirectionalUniversal Shift Registers 32
33 74LS195 4-Bit Parallel-Access Shift Registers 74LS196 Presetable Counters/Latches (Decade/Bi-Quinary) 74LS197 Presetable Counters/Latches (Binary) Bit Bidirectional Universal Shift Registers 33
34 74LS221 Dual Monostable Multivibrators DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS240 Octal Buffers/Line Drivers/Line Receivers 74LS241 Octal Buffers/Line Drivers/Line Receivers 74LS242 Quadruple Bus Transceivers 74LS243 Quadruple Bus Transceivers 34
35 74LS244 Octal Buffers/Line Drivers/Line Receivers DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS245 Octal Bus Transceivers 74LS247 BCD-To-Seven- Segment Decoders/Drivers 74LS249 BCD-To-Seven- Segment Decoders/Drivers 74LS251 Data Selctors 35
36 74LS253 Dual Data Selector/Multiplexers DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS257 Dual Data Selector/Multiplexers 74LS258 Dual Data Selector/Multiplexers 74LS259 Eight-Bit Adressable Latches 74LS260 Dual 5-Input Positive Nor Gates 36
37 74LS261 2-Bit By 4-Bit Parallel Binary Multipliers DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS266 Quad 2-Input Exclusive-Nor Gates With Open-Collectors Outputs 74LS273 Octal D-Type Flip-Flops 74LS279 Quad S-R Latches 74LS280 9-Bit Odd/Even Parity Generators/Checkers 37
38 74LS283 4-Bit Binary Full Adders DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS290 Decade Counters 74LS293 4-Bit Binary Counters 74LS295 4-Bit Bidirectional Universal Shift Registers 74LS298 Quad 2-Input Multiplexers With Storage 38
39 74LS299 8-Bit Bidirectional Universal Shift/Storage Registers 74LS323 8-Bit Bidirectional Universal Shift/Storage Registers 74LS324 Voltage Controlled Oscilators Two Phase Outputs Enable Control 74LS348 8-Line-To-3-Line Priority Encoders 39
40 74LS352 Dual 4-Line-To-Line Data Selector/Multiplexers DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS353 Dual 4-Line-To-1-Line Data Selector/Multiplexers 74LS364 Octal D-Type Lacthes 74LS365 Hex Bus Drivers 74LS366 Hex Bus Drivers 40
41 74LS367 Hex Bus Drivers DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS368 Hex Bus Drivers 74LS373 Octal D-Type Latches 74LS374 Octal D-Type Flip-Flops 74LS375 4-Bit Bistable Latches 41
42 74LS377 Hex D-Type Flip-Flops DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS378 Hex D-Type Flip-Flops 74LS379 Quad D-Type Flip-Flops 74LS381 Arithmetic Logic Units/Function Generators 74LS386 Quad 2-Input Exclusive-Or Gates 42
43 74LS390 Dual Decade Counters DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL 74LS393 Dual 4-Bit Binary Counters 74LS395 4-Bit Universal Shift Registers 74LS398 Quad 2-Input Multiplexers With Storage 74LS399 Quad 2-Input Multiplexers With Storage 43
44 74LS490 Dual Decade Counters 74LS590 8-Bit Binary Counters With Output Registers 74LS629 Voltage-Controlled Oscillators 74LS670 4-By-4 Register Files 44
Standart TTL, Serie 74... Art.Gruppe 13.15. 1...
Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2-Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter
IC Overview: 74HC family
IC Overview: 74HC family Part no Description Manufacture 74HC HCMOS family characteristics 74HC00 Quad 2-input NAND gate 74HC01 Quad. 2-input NAND Gates (with open drain outputs) Hitachi Semiconductor
Copyright Peter R. Rony 2009. All rights reserved.
Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table
LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14
LOGICOS SERIE 4000 Precios sujetos a variación Ref. Part # Descripción Precio Foto Ref. A-6-1 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 $ 290 A-6-2 CD4001BCM Quad 2-Input NOR Buffered B
Semiconduttori - C-MOS
4000 nor gate 2010-0005 TC4000BP TOS DIL14 4001 nor gate 2010-0010 CD4001BE TEX DIL14 2010-0015 HCF4001BEY STM DIL14 2010-0020 HCF4001BM1 STM SOIC14 2010-0011 HEF4001BP PHS DIL14 4002 nor gate 2010-0025
Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica
Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica Inventario de Materiales Edificio: Escuela de Ingeniería Oficina o Salón: G-221 Descripción(Circuitos
Chapter 9 Latches, Flip-Flops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
ECE380 Digital Logic
ECE38 igital Logic Flip-Flops, Registers and Counters: Flip-Flops r.. J. Jackson Lecture 25- Flip-flops The gated latch circuits presented are level sensitive and can change states more than once during
Megatone Electronic CATALOGO
74298N 74ACT74B 74AHCT86N 74ALS569AN 74C902 74C922 74C925 74C926 74F175PC 74F86 74HC00N 74HC03 74HC04N 74HC05 74HC107 74HC11N 74HC123 74HC126 74HC132N 74HC139 74HC14N 74HC151 74HC153N 74HC163 74HC164 74HC21
BINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
Engr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
Lecture-3 MEMORY: Development of Memory:
Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
Module 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
Flip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
Sovelletun elektroniikan laboratoriosta löytyvät komponentit 4.5.2004
Sovelletun elektroniikan laboratoriosta löytyvät komponentit 4.5.2004 *punaisella merkityt komponentit ovat pintaliitoskomponentteja Vastukset: E12 sarja 10ohm-1Mohm 51ohm, 1% tarkkuusvastus 10 Mohm 50
Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012
Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
Memory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0
ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.
Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
Flip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
CONTENTS PREFACE 1 INTRODUCTION 1 2 NUMBER SYSTEMS AND CODES 25. vii
2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. This material is CONTENTS PREFACE xv 1 INTRODUCTION 1 1.1 About Digital Design 1 1.2 Analog versus Digital 3 1.3 Digital Devices
Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
Operating Manual Ver.1.1
4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-
Lab 1: Study of Gates & Flip-flops
1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -
Sequential Logic Design Principles.Latches and Flip-Flops
Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch
Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
Counters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
Upon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
Master/Slave Flip Flops
Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave
Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
Digital Fundamentals
igital Fundamentals with PL Programming Floyd Chapter 9 Floyd, igital Fundamentals, 10 th ed, Upper Saddle River, NJ 07458. All Rights Reserved Summary Latches (biestables) A latch is a temporary storage
Fig1-1 2-bit asynchronous counter
Digital electronics 1-Sequential circuit counters Such a group of flip- flops is a counter. The number of flip-flops used and the way in which they are connected determine the number of states and also
Content Map For Career & Technology
Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations
The components. E3: Digital electronics. Goals:
E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC
Asynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
Lesson 12 Sequential Circuits: Flip-Flops
Lesson 12 Sequential Circuits: Flip-Flops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
A Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
COMBINATIONAL CIRCUITS
COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different
List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).
G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment
Contents COUNTER. Unit III- Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo
Counters & Shift Registers Chapter 8 of R.P Jain
Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of Modulo-N ripple counter, Up-Down counter, design of synchronous counters with and without
Digital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
Course Requirements & Evaluation Methods
Course Title: Logic Circuits Course Prefix: ELEG Course No.: 3063 Sections: 01 & 02 Department of Electrical and Computer Engineering College of Engineering Instructor Name: Justin Foreman Office Location:
ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
ANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS
CHAPTER IX-1 CHAPTER IX CHAPTER IX COUNTERS, SHIFT, AN ROTATE REGISTERS REA PAGES 249-275 FROM MANO AN KIME CHAPTER IX-2 INTROUCTION -INTROUCTION Like combinational building blocks, we can also develop
A Lesson on Digital Clocks, One Shots and Counters
A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters
CHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks
![SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks](/thumbs/35/17285180.jpg "SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks")
UNIVERSITY OF KERALA First Degree Programme in Computer Applications Model Question Paper Semester I Course Code- CP 1121 Introduction to Computer Science TIME : 3 hrs Maximum Mark: 80 SECTION A [Very
DEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453
Digital Fundamentals. Lab 8 Asynchronous Counter Applications
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:
Lecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements
Digital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register
ASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
Chapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State
Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
Wiki Lab Book. This week is practice for wiki usage during the project.
Wiki Lab Book Use a wiki as a lab book. Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people). This week is practice
Theory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline SR Latch D Latch Edge-Triggered D Flip-Flop (FF) S-R Flip-Flop (FF) J-K Flip-Flop (FF) T Flip-Flop
Chapter 5. Sequential Logic
Chapter 5 Sequential Logic Sequential Circuits (/2) Combinational circuits: a. contain no memory elements b. the outputs depends on the current inputs Sequential circuits: a feedback path outputs depends
Digital Systems Laboratory
Eskişehir Osmangazi University Digital Systems Laboratory Rev 3.01 February 2011 LIST OF EXPERIMENTS 1. BINARY AND DECIMAL NUMBERS 2. DIGITAL LOGIC GATES 3. INTRODUCTION TO LOGICWORKS 4. BOOLEAN ALGEBRA
Systems I: Computer Organization and Architecture
Systems I: omputer Organization and Architecture Lecture 8: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
A Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
Layout of Multiple Cells
Layout of Multiple Cells Beyond the primitive tier primitives add instances of primitives add additional transistors if necessary add substrate/well contacts (plugs) add additional polygons where needed
Chapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS373/DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving
Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users
WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
EE360: Digital Design I Course Syllabus
: Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential
Lab 11 Digital Dice. Figure 11.0. Digital Dice Circuit on NI ELVIS II Workstation
Lab 11 Digital Dice Figure 11.0. Digital Dice Circuit on NI ELVIS II Workstation From the beginning of time, dice have been used for games of chance. Cubic dice similar to modern dice date back to before
We r e going to play Final (exam) Jeopardy! "Answers:" "Questions:" - 1 -
. (0 pts) We re going to play Final (exam) Jeopardy! Associate the following answers with the appropriate question. (You are given the "answers": Pick the "question" that goes best with each "answer".)
CHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department
Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and
EXPERIMENT 8. Flip-Flops and Sequential Circuits
EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED 2nd (Spring) term 22/23 5. LECTURE: REGISTERS. Storage registers 2. Shift
Decimal Number (base 10) Binary Number (base 2)
LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be
7. Latches and Flip-Flops
Chapter 7 Latches and Flip-Flops Page 1 of 18 7. Latches and Flip-Flops Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. The
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
RAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
Clocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
[ 4 ] Logic Symbols and Truth Table
![[ 4 ] Logic Symbols and Truth Table](/thumbs/40/21640854.jpg "[ 4 ] Logic Symbols and Truth Table")
[ 4 ] Logic s and Truth Table 1. How to Read MIL-Type Logic s Table 1.1 shows the MIL-type logic symbols used for high-speed CMO ICs. This logic chart is based on MIL-TD-806. The clocked inverter and transmission
DM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 2. LECTURE: ELEMENTARY SEUENTIAL CIRCUITS: FLIP-FLOPS 1st year BSc course 2nd (Spring) term 2012/2013 1
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008.
Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008 Course Syllabus Course Title: Computer Logic Design Course Level: 1 Lecture Time: Course
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
Fundamentals of Digital Electronics
Fundamentals of Digital Electronics by Professor Barry Paton Dalhousie University March 998 Edition Part Number 32948A- Fundamentals of Digital Electronics Copyright Copyright 998 by National Instruments
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS90 is a synchronous UP/DOWN BCD Decade (842) Counter and the SN54/74LS9 is a synchronous UP/DOWN Modulo-6