Sequential Circuits: Latches & Flip-Flops

Similar documents
Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

Memory Elements. Combinational logic cannot remember

Module 3: Floyd, Digital Fundamental

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

Theory of Logic Circuits. Laboratory manual. Exercise 3

Master/Slave Flip Flops

Engr354: Digital Logic Circuits

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

CHAPTER 11 LATCHES AND FLIP-FLOPS

Lesson 12 Sequential Circuits: Flip-Flops

BINARY CODED DECIMAL: B.C.D.

Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012

Flip-Flops and Sequential Circuit Design

Chapter 5. Sequential Logic

Sequential Logic Design Principles.Latches and Flip-Flops

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

Asynchronous Counters. Asynchronous Counters

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Lecture 8: Synchronous Digital Systems

Lecture-3 MEMORY: Development of Memory:

CS311 Lecture: Sequential Circuits

ECE380 Digital Logic

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

Combinational Logic Design Process

Counters and Decoders

Counters & Shift Registers Chapter 8 of R.P Jain

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: ext: Sequential Circuit

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Chapter 9 Latches, Flip-Flops, and Timers

Contents COUNTER. Unit III- Counters

Digital Logic Design Sequential circuits

Chapter 8. Sequential Circuits for Registers and Counters

Counters. Present State Next State A B A B

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

Flip-Flops, Registers, Counters, and a Simple Processor

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

Set-Reset (SR) Latch

Sequential Logic: Clocks, Registers, etc.

ASYNCHRONOUS COUNTERS

CHAPTER 3 Boolean Algebra and Digital Logic

7. Latches and Flip-Flops

LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters

Digital Controller for Pedestrian Crossing and Traffic Lights

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

CHAPTER 11: Flip Flops

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Digital Fundamentals

Lecture 10 Sequential Circuit Design Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED

Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems

ENEE 244 (01**). Spring Homework 5. Due back in class on Friday, April 28.

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

Wiki Lab Book. This week is practice for wiki usage during the project.

Layout of Multiple Cells

CSE140: Components and Design Techniques for Digital Systems

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Lecture 7: Clocking of VLSI Systems

Fig1-1 2-bit asynchronous counter

DEPARTMENT OF INFORMATION TECHNLOGY

CHAPTER IX REGISTER BLOCKS COUNTERS, SHIFT, AND ROTATE REGISTERS

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

Lecture 10: Sequential Circuits

EXPERIMENT 8. Flip-Flops and Sequential Circuits

Cascaded Counters. Page 1 BYU

Lecture 11: Sequential Circuit Design

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Sequential Circuits. Combinational Circuits Outputs depend on the current inputs

Digital Electronics Detailed Outline

Modeling Latches and Flip-flops

Design Verification & Testing Design for Testability and Scan

Upon completion of unit 1.1, students will be able to

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

A New Paradigm for Synchronous State Machine Design in Verilog

Decimal Number (base 10) Binary Number (base 2)

Chapter 2 Logic Gates and Introduction to Computer Architecture

Timing Methodologies (cont d) Registers. Typical timing specifications. Synchronous System Model. Short Paths. System Clock Frequency

Systems I: Computer Organization and Architecture

Sequential 4-bit Adder Design Report

The components. E3: Digital electronics. Goals:

EE552. Advanced Logic Design and Switching Theory. Metastability. Ashirwad Bahukhandi. (Ashirwad Bahukhandi)

(Refer Slide Time: 00:01:16 min)

Topics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology

Standart TTL, Serie Art.Gruppe

Sequential Circuit Design

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1

PROGETTO DI SISTEMI ELETTRONICI DIGITALI. Digital Systems Design. Digital Circuits Advanced Topics

Latch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Transcription:

Sequential Circuits: Latches & Flip-Flops

Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc ) Require cascading of many structures Costly and inflexible 2

Sequential Circuits (cont.) Sequential Logic: Output depends not only on current input but also on past input values Store information between operations Need some type of memory (Register) to remember the past input values. (Commonly use D type Flip Flops as Registers) 3

Define Schematic Terminology D(3:0) 4 4 I/Ps O/Ps P (P,Dout(3:0)) Dout(3:0) 5 D(3) Not a short circuit! Signals merge into a Bus or Vector D(2) D(3:0) D(1) D(0) 4

Sequential Circuits (cont.) Information Storing Circuits Registers(Flip Flops) Probably more than 1 bit if >2 states Timed States 5

Sequential Logic: Concept Sequential Logic circuits remember past inputs and past circuit state. Outputs from the system are fed back as new inputs. The storage elements are circuits that are capable of storing binary information: memory. 6

Synchronous vs. Asynchronous machines There are two types of sequential circuits: Synchronous sequential circuit: the behavior can be defined from knowledge of its signal at discrete instants of time. This type of circuits achieves synchronization by using a timing signal called the clock. Asynchronous (fundamental mode) sequential circuit: the behavior is dependent on the order of input signal changes over continuous time, and output can change at any time (clockless). 7

Clock Signal Rising Clock Edge Clock generator: Periodic train of clock pulses Different duty cycles Falling Clock Edge 8

Circuits: Flip flops as state memory The flip-flops flops receive their inputs from the combinational circuit and also from a clock signal with edges (rising or falling) that occur at fixed intervals of time, as shown in the timing diagram. 9

Storing Elements Buffers Can t change the stored value! Inverters 10

SR latch (NOR version) -- SR: set-reset, bistable element with two extra inputs; note the undefined output for S=R=1. -- Reading the logic: Q = (R+Q ) ; P = (S+Q) Illegal state 11

R=S=1?? Illegal output, because When S=R=1, both outputs go to zero. If both inputs now go to 0, the state of the SR flip flop is depends on which input remains a 1 longer before making transition to 0. Hence, undefined state. MUST be avoided.

S R Latch (NAND version) 0 1 S R Q Q 1 0 S R Q Q 0 0 0 1 1 0 1 1 1 0 Set X Y NAND 0 0 1 0 1 1 1 0 1 1 1 0 13

S R Latch (NAND version) 1 1 S R Q Q 1 0 S R Q Q 0 0 0 1 1 0 1 1 1 0 Set 1 0 Hold X Y NAND 0 0 1 0 1 1 1 0 1 1 1 0 14

S R Latch (NAND version) 1 0 S R Q Q 0 1 S R Q Q 0 0 0 1 1 0 1 1 1 0 Set 0 1 Reset 1 0 Hold X Y NAND 0 0 1 0 1 1 1 0 1 1 1 0 15

S R Latch (NAND version) 1 1 S R Q Q 0 1 X Y NAND 0 0 1 0 1 1 1 0 1 1 1 0 S R Q Q 0 0 0 1 1 0 1 1 1 0 Set 0 1 Reset 1 0 Hold 0 1 Hold 16

S R Latch (NAND version) 0 0 S R Q Q 1 1 X Y NAND 0 0 1 0 1 1 1 0 1 1 1 0 S R Q Q 0 0 1 1 Disallowed 0 1 1 0 Set 1 0 0 1 Reset 1 1 1 0 Hold 0 1 Hold 17

SR Latches 18

SR Latch Simulation (Timing Diagram) 19

SR Latch with Clock signal Latch is sensitive to input changes ONLY when C=1 20

SR Latch with Clock signal S R (cont.) S R Q Q S R S R Q Q 0 0 1 1 1 Q 0 Q 0 Store 0 1 1 1 0 0 1 Reset 1 0 1 0 1 1 0 Set 1 1 1 0 0 1 1 Disallowed X X 0 1 1 Q 0 Q 0 Store 21

D Latch One way to eliminate the undesirable indeterminate state in the RS flip flop is to ensure that inputs S and R are never 1 simultaneously. This is done in the D latch: 22

D Latch (cont.) D S S Q R R Q D Q Q 0 1 0 1 1 1 1 0 X 0 Q 0 Q 0 S R Q Q 0 0 1 Q 0 Q 0 Store 0 1 1 0 1 Reset 1 0 1 1 0 Set 1 1 1 1 1 Disallowed X X 0 Q 0 Q 0 Store 23

Latches: Behaviour & Issues Level triggered Latches are transparent (= any change on the inputs is seen at the outputs immediately). This causes synchronization problems! (not recommended for use in synchronous designs) Solution: use latches to create flip-flops that can respond (update) ONLY on SPECIFIC times (instead of ANY time). 24

Alternatives in FF choice Edge triggered (rising or falling edge of clk) used in synchronous design Various types exist: RS D JK 25

SR Flip Flop Master Slave Enables edge-triggered behavior This is NOT a latch (even though it is built from latches 26

SR Flip Flop (contd.) S R Q Q 0 0 Q 0 Q 0 Store 0 1 0 1 Reset 1 0 1 0 Set 1 1 1 1 Disallowed X X 0 Q 0 Q 0 Store When C=1, master is enabled and stores new data, slave stores old data. When C=0, master s state passes to enabled slave (Q=Y), master not sensitive to new data (disabled). 27

Master-Slave J-K Flip-Flop 28

Flops Attach level-triggered D latch to level-triggered SR latch, using complemented clocks. D-Type Positive Edge-Triggered Flip-Flop: Positive Edge-triggered D Flip- 29

Positive Edge-Triggered J-K Flip-Flop 30

2026 © DocPlayer.net Privacy Policy | Terms of Service | Feedback  | Do Not Sell My Personal Information