Copyright Peter R. Rony 2009. All rights reserved.



Similar documents
DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

BINARY CODED DECIMAL: B.C.D.

Standart TTL, Serie Art.Gruppe

Asynchronous Counters. Asynchronous Counters

Upon completion of unit 1.1, students will be able to

Counters and Decoders

The components. E3: Digital electronics. Goals:

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Decimal Number (base 10) Binary Number (base 2)

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Module 3: Floyd, Digital Fundamental

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Fundamentals of Digital Electronics

Semiconduttori - C-MOS

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

LOGICOS SERIE Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

Seven-Segment LED Displays

Contents COUNTER. Unit III- Counters

A Digital Timer Implementation using 7 Segment Displays

Memory Elements. Combinational logic cannot remember

CHAPTER 11 LATCHES AND FLIP-FLOPS

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

Digital Systems Laboratory

3-Digit Counter and Display

ASYNCHRONOUS COUNTERS

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

COMBINATIONAL CIRCUITS

Operating Manual Ver.1.1

Digital Electronics Detailed Outline

EXPERIMENT 8. Flip-Flops and Sequential Circuits

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Lecture 8: Synchronous Digital Systems

Systems I: Computer Organization and Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture

DEPARTMENT OF INFORMATION TECHNLOGY

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Flip-Flops, Registers, Counters, and a Simple Processor

Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Lecture-3 MEMORY: Development of Memory:

Counters & Shift Registers Chapter 8 of R.P Jain

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: ext: Sequential Circuit

2 : BISTABLES. In this Chapter, you will find out about bistables which are the fundamental building blocks of electronic counting circuits.

Chapter 9 Latches, Flip-Flops, and Timers

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Lab 11 Digital Dice. Figure Digital Dice Circuit on NI ELVIS II Workstation

Digital codes. Resources and methods for learning about these subjects (list a few here, in preparation for your research):

Counters are sequential circuits which "count" through a specific state sequence.

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

IC Overview: 74HC family

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Lab 1: Study of Gates & Flip-flops

CHAPTER 11: Flip Flops

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

1.1 The 7493 consists of 4 flip-flops with J-K inputs unconnected. In a TTL chip, unconnected inputs

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Counters. Present State Next State A B A B

Sequential Logic Design Principles.Latches and Flip-Flops

Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012

Flip-Flops and Sequential Circuit Design

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Chapter 8. Sequential Circuits for Registers and Counters

Figure 8-1 Four Possible Results of Adding Two Bits

The string of digits in the binary number system represents the quantity

Microprocessor & Assembly Language

PART B QUESTIONS AND ANSWERS UNIT I

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Digital Logic Design Sequential circuits

SN54/74LS192 SN54/74LS193

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

Asynchronous counters, except for the first block, work independently from a system clock.

Ultrasound Distance Measurement

Digital Controller for Pedestrian Crossing and Traffic Lights

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

Engr354: Digital Logic Circuits

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

I 2 S bus specification

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1

CS311 Lecture: Sequential Circuits

Hexadecimal and Numeric Indicators. Technical Data

Transcription:

Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table for a 2-input Positive NAND Gate Experiment 2-2. Construction of an Inverter Experiment 2-3. What Happens if I Forget to Wire Up an Input Pin to a NAND Gate? Experiment 2-4. Inverting a Clock Output Experiment 2-5. What Happens When I Cionnect Both the Normal and Inverted Clock Outputs to a 2-Input NAND Gate? Experiment No. 3. BINARY CODED DECIMAL (BCD), THE 7447 BCD-TO-SEVEN-SEGMENT DECODER/DRIVER,AND THE SEVEN-SEGMENT LED DISPLAY Experiment 3-1. Binary Coded Decimal Using Logic Switches and Lamp Monitors Experiment 3-2. Binary-Coded Decimal using Logicv Switches, the 7447 BCD-to-seven Segment Decoder/Driver, and the Seven-segment LED Display Experiment 3-3,. Truth Table for a Seven-segment LED Display Experiment 3-4. Whatr do we mean by a Lamp Test, Blanking Input, Ripple-blanking Input, and Ripple-blanking Output on the 7447 Integrated Circuit Chip? Experiment 3-5. Behold the Decimal Point on a Seven-segment LED Display! Experiment 3-7. Construction of a Binary Counter using a Seven-segment LED Display Experiment No. 4. THE 7490 DECADE COUNTER Experiment 4-1. A Decade Counter Experiment 4-2. Divide-by-two, Divide-by-five, and Divide-by-ten Counters Experiment 4-3. What do the Reset Inputs do? Experiment 4-4. Construction of Several Different Types of Counters Experiment 4-5,. When does the Count Change, on the Leading Edge or the Trailing Edge of the Clock Pulse? Experiment 4-6. Counting bounces on Mechanical Switches Experiment No. 5. THE 7476 DUAL J-K MASTER-SLAVE FLIP-FLOP WITH PRESET AND CLEAR Experiment 5-1. A Working Flip-Flop Experiment 5-2. What do the J-K Inputs Do? Experiment 5-3. What do the Clear and Preset Inputs Do? Experiment 5-4. Truth Table for a J-K Master-Slave Flip-flop Experiment 5-5. When does the Flip-flop State Change, on the Leading Edge or the Trailing Edge of the Clock Pulse? Experiment 5-6. Divide-by-two and Divide-by-four circuits using a Pair of Flip-Flops Experiment No 6. DIGITAL GATES Experiment 6-1. Truth Table for a 2-Input Positive NAND Gate Experiment 6-2. Truth Table for a 3-Input Positive NAND Gate Experiment 6-3. Truth Table for a 4-Input Positive NAND Gate Experiment 6-4. Truth Table for an 8-Input Positive NAND Gate Experiment 6-5. Truth Table for an Inverter Copyright Peter R. Rony 2009. All rights reserved.

Experiment 6-6. Truth Table for a 2-Input Positive NOR Gate Experiment 6-7. Truth Table for a 3-Input Positive AND Gate Experiment 6-8. Truth Table for a 2-wide, 2-Input AND-OR-INVERT Gate Experiment No. 7. PARALLEL AND SERIAL DATA TRANSMISSION AND THE 74198 8-BIT SHIFT REGISTER Experiment 7-1. Serial Entry of Data into an 8-Bit Shift Register Experiment 7-2. A Circulating 8-Bit Shift Register Experiment 7-3. A Serial Transmitter and Serial Receiver Experiment 7-4. A Parallel Transmitter and Parallel Receiver Experiment No. 8. OCTAL AND DECIMAL DECODERS Experiment 8-1. Truth Table for a Simple BCD-to-Decimal Decoder Experiment 8-2. A Decade Sequencer Experiment 8-3. A Decimal Decoder Experiment No. 9. DATA SELECTOR/MULTIPLEXERS Experiment 9-1. Truth Table for an 8-Line-to-1-Line Data Selector/Multiplexer Experiment 9-2. An Eight-line, 4-Biot Binary-Word Data Selector/Multiplexer Experiment 9-3. What Do Those Little Open Circles at Pins 6 and 7 in Figure 9-2 Mean? Experiment 9=4. Truth Table for a 16-Line-to-1-Line Data Selector/Multiplexer Experiment No. 10. CONSTRUCTION OF A MULTIPLEXER THAT CONVERTS BCD TO SERIAL ASCII CHARACTERS Experiment 10-1. Characteristics of the 74193 Synchronous 4-Bit Binary Up/Down Counter with Preset Inputs Experiment 10-2. Construction of a Synchronous Binary Down Counter that Counts from Decimal Eleven to Decimal Zero and Stops Experiment 10-3. Construction of a Multiplexer that Converts BCD to Serial ASCII Characters Experiment No. 11. RANDOM ACCESS MEMORIES (RAMs) Experiment 11-1. The 7493 Four-Bit Binary Counter Experiment 11-2. Memory in a Minicomputer: the 64-Bit RAM Appendix: PIN CONFIGURATIONS OF 7400-SERIES INTEGRATED-CIRCUIT CHIPS Copyright Peter R. Rony 2009. All rights reserved.

Experiments in Digital Electronics pages 2-10.max

Experiments in Digital Electronics pages 2-10.max

Experiments in Digital Electronics pages 2-10.max

2026 © DocPlayer.net Privacy Policy | Terms of Service | Feedback  | Do Not Sell My Personal Information