MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Size: px
Start display at page:

Download "MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question."

Transcription

1 CHAPTER08 QUESTIONS MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. 1) A logic circuit which determines if one input is equal to another is called 1) A) a comparator. B) an adder. C) a multiplexer. D) a decoder. 2) A priority encoder means that 2) A) the lowest priority goes first. B) the highest input has priority. C) priority is programmed into the device. D) the lowest input has priority. 3) What is the output of the Decimal-to BCD Encoder when input I8 is LOW? 3) A) A3-A0 = 1100 B) A3-A0 = 1110 C) A3-A0 = 0111 D) A3-A0 = ) A circuit which converts some binary code into a singular active output representing its numerical value is a A) demultiplexer. B) comparator. C) decoder. D) multiplexer. 4) 5) Which input to a 7442 BCD-to-Decimal decoder will cause output 6 to go LOW? 5) A) A3-A0 = 0110 B) A3-A0 = 0011 C) A3-A0 = 1100 D) A3-A0 = ) A VHDL comparator uses a(n) comparison 6) A) IF-THEN-ELSE B) PLA C) SPLD D) IF-THEN 7) When data input I6 of a octal-to-binary encoder is active, the data output is 7) A) A0 = 0 B) A0 = 0 C) A0 = 0 8) What is binary value of BCD number: (118)? 8) A) B) C) D) ) What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 0001 and B = 0100? A) A<B is 0 B) A<B is 0 C) A<B is 1 D) A<B is 0 A=B is 1 A=B is 1 A=B is 0 A=B is 0 A>B is 1 A>B is 0 A>B is 0 A>B is 1 9) 10) Why are LED displays often multiplexed? 10) A) because the data is not available for all displays at once B) so that multiplexers can be used C) to save power D) to save time 11) What is the output of the Decimal-to-BCD Encoder when input I5 is LOW? 11) A) A3-A0 = 1010 B) A3-A0 = 1100 C) A3-A0 = 0010 D) A3-A0 =

2 12) If the inputs of a dual four-line demultiplexer are as shown below, which output is correct? 12) Ea = data Eb = data A0a = 1 A0b = 0 A1a = 0 A1b = 0 A) 1a = data 0b = data B) 0a = data 1b = data C) 2a = data 2b = data D) 1a = data 1b = data 13) Output 6 of a octal decoder is selected when it is enabled by a data input of 13) A) A0 = 0 B) A0 = 1 C) A0 = 0 14) How many possible combinations can a 5-bit Gray Code have? 14) A) 32 B) 20 C) 5 D) 16 15) In order to select data input I1 of a eight-line multiplexer, the select inputs must be 15) A) E = 1 S0 = 0 B) E = 0 C) E = 0 D) E = 0 16) What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 0110 and B = 1010? A) A < B is 0 B) A < B is 1 C) A < B is 1 D) A < B is 0 A = B is 1 16) 17) Weighting factors are used in 17) A) priority encoders. B) decoders. C) BCD-to-Binary Conversion. D) multiplexers. 18) A multiplexer is a device which 18) A) generates an encoded output from a numeric input. B) converts some code into a recognizable number or character. C) routes a single data input onto one of several data outputs. D) selects one of several inputs to be placed onto one output line. 19) A device which determines which of two numbers is greater is a 19) A) decoder. B) counter. C) multiplexer. D) comparator. 20) What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 0100 and B = 0010? A) A<B is 0 B) A<B is 1 C) A<B is 1 D) A<B is 0 A=B is 1 A=B is 1 A=B is 0 A=B is 0 A>B is 0 A>B is 0 A>B is 0 A>B is 1 20) 2

3 21) When data input I4 of a octal-to-binary encoder is active, the data output is 21) A) A0 = 0 B) A0 = 1 C) A0 = 0 22) Which device is an application of sum-of-products (SOP) logic? 22) A) demultiplexer B) counter C) multiplexer D) comparator 23) If the inputs of a dual four-line demultiplexer are as shown below, which output is correct? 23) Ea = HIGH Eb = data A0a = 1 A0b = 0 A1a = 1 A1b = 1 A) 3b = data B) 0b = data C) 1a = data D) 3a = HIGH 24) When data input I5 of a octal-to-binary encoder is active, the data output is 24) A) A0 = 1 B) A0 = 0 C) A0 = 1 D) A0 = 0 25) In VHDL combining the en bit with an 3-bit input to form a new 4-bit string is called 25) A) concatenation. B) multiplexing. C) encoding. D) decoding. 26) In order to select data input I3 of a eight-line multiplexer, the select inputs must be 26) A) E = 1 B) E = 0 S0 = 0 C) E = 0 D) E = 0 27) Which input to a 7442 BCD-to-Decimal Decoder will cause all outputs to be HIGH? 27) A) A3-A0 = 0001 B) A3-A0 = 1010 C) A3-A0 = 0000 D) A3-A0 = ) In order to select data input I7 of a eight-line multiplexer, the select inputs must be 28) A) E = 0 B) E = 0 C) E = 0 D) E = 0 S0 = 0 29) An octal-to-binary encoder has eight data inputs and encodes an output of bits. 29) A) two B) three C) four D) five 30) When outputs b, c, f and g of a 7447 BCD-to-seven-segment code converter are active, what number will be shown on the display? A) 0 B) 3 C) 5 D) 4 30) 3

4 31) In order to select data input I6 of a eight-line multiplexer, the select inputs must be 31) A) E=1 S0=1 S1=1 S2=0 B) E=0 S0=0 S1=1 S2=1 C) E=1 S0=0 S1=1 S2=0 D) E=1 S0=0 S1=1 S2=1 32) Output 5 of a octal decoder is selected when it is enabled by a data input of 32) A) A0 = 1 B) A0 = 0 C) A0 = 1 33) A circuit that connects one of several inputs to its output is a 33) A) decoder. B) comparator. C) multiplexer. D) counter. 34) A device which places its input data onto one of several outputs is a 34) A) demultiplexer. B) counter. C) multiplexer. D) comparator. 35) What is the binary value of the BCD number: (37)? 35) A) B) C) D) ) Which logic gate performs the comparator function? 36) A) AND B) OR C) XNOR D) NAND 37) When outputs a, b, c, d, e, and f of a 7447 BCD-to-seven-segment code converter are active, what number will be shown on the display? A) 0 B) 7 C) 6 D) 8 37) 38) A of-16 decoder has 16 outputs and decodes an input of bits. 38) A) two B) three C) four D) six 39) A binary code which is used to indicate the position of a rotating shaft is the 39) A) Gray code. B) BCD code. C) ASCII code. D) octal code. 40) When outputs a, b, d, e, and g of a 7447 BCD-to-seven-segment code converter are active, what number will be shown on the display? A) 3 B) 2 C) 5 D) 4 40) 41) X's in the binary input columns of an IC indicate 41) A) outputs. B) enabled. C) don't care. D) disabled. 42) If the inputs of a dual four-line demultiplexer are as shown below, which output is correct? 42) Ea = data Eb = HIGH A0a = 1 A0b = 0 A1a = 1 A1b = 1 A) 3a = data B) 3a = HIGH C) 2b = data D) 1a = data 4

5 43) When outputs a, b, c, d, and g of a 7447 BCD-to-seven-segment code converter are active, what number will be shown on the display? A) 0 B) 7 C) 5 D) 3 43) 44) How is the number zero (0) indicated on the outputs of a 7447 BCD-to-seven-segment code converter? A) Segments a, b, c, d, and e are active. B) Segments a, b, c, d, e, and f are active. C) All outputs are inactive. D) All segments are active. 44) 45) Which device is used in computer hardware to place ALU results into the correct register? 45) A) demultiplexer B) encoder C) multiplexer D) decoder 46) An everyday illustration of a multiplexer is 46) A) the volume control in a stereo receiver. B) the balance control on a stereo receiver. C) the function switch on a stereo receiver. D) the treble-bass control on a stereo receiver. 47) When data input I1 of a octal-to-binary encoder is active, the data output is 47) A) A0 = 0 B) A0 = 0 C) A0 = 0 48) What input signals to the of 16 decoder will cause all outputs to be HIGH? 48) A) E0 or E1 are HIGH (disabled). B) A3-A0 = 0000 C) E0 and E1 are LOW (enabled). D) A3-A0 > ) Which input to a 7442 BCD-to-Decimal Decoder will cause output 3 to go LOW? 49) A) A3-A0 = 0110 B) A3-A0 = 1100 C) A3-A0 = 0111 D) A3-A0 = ) How is the number one (1) indicated on the outputs of a 7447 BCD-to-seven-segment code converter? A) Segment a is active. B) Segment b is active. C) Segments a and b are active. D) Segments b and c are active. 50) 51) What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 1100 and B = 1100? A) A < B is 0 B) A < B is 0 C) A < B is 0 D) A < B is 1 A = B is 1 51) 52) In VHDL, grouped inputs are called vectors, but a single output is a quantity. 52) A) phasor B) mono C) unique D) scalar 53) What is the binary value of the BCD number: (81)? 53) A) B) C) D) ) A multiplexer is also known as a(n) 54) A) code converter. B) encoder. C) decoder. D) data selector. 5

6 55) What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 1001 and B = 1010? A) A < B is 1 B) A < B is 0 C) A < B is 0 D) A < B is 1 A = B is 1 55) 56) What is the binary value of the BCD number: (274)? 56) A) B) C) D) ) Which device is used in computer hardware to interpret the binary code of the computer instruction? A) decoder B) multiplexer C) encoder D) demultiplexer 57) 58) How is the number five (5) indicated on the outputs of a 7447 BCD-to-seven-segment code converter? A) Segments a, c, d, f, and g active. B) Segments a, c, d, e, f, and g are active. C) Segments a, b, d, e, f, and g are active. D) Segments a, c, d, and g are active. 58) 59) A decimal-to-bcd encoder has data inputs. 59) A) two B) four C) five D) ten 60) How is the number four (4) indicated on the outputs of a 7447 BCD-to-seven-segment code converter? A) Segments b, c, e, and g are active. B) Segments a, b, c, d, and g are active. C) Segments b, c, e, and f are active. D) Segments b, c, f, and g are active. 60) 61) Which device is used in computer hardware to select which register is to be gated to the ALU operand inputs? A) demultiplexer B) multiplexer C) encoder D) decoder 61) 62) Which data inputs to the of 16 Decoder will cause output 8 to be LOW? 62) A) A3-A0 = 1000 B) A3-A0 = 0001 C) A3-A0 = 0111 D) A3-A0 = ) Which device is used in the design of computer memory address selection hardware? 63) A) encoder B) decoder C) demultiplexer D) multiplexer 64) A device which generates a coded output from a singular active numeric input line is 64) A) a multiplexer. B) a comparator. C) a decoder. D) an encoder. 65) All outputs of the octal decoder are disabled (HIGH) when the enable inputs are. 65) A) E1 = 0, E2 = 1, and E3 = 1 B) E1 = 0, E2 = 0, and E3 = 0 C) E1 = 1, E2 = 1, and E3 = 0 D) all of the above 66) What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 0011 and B = 0010? A) A < B is 0 B) A < B is 0 C) A < B is 1 D) A < B is 1 A = B is 1 66) 6

7 67) The outputs of the octal decoder are enabled when the enable inputs are. 67) A) E1 = 1, E2 = 1, and E3 = 0 B) E1 = 0, E2 = 0, and E3 = 0 C) E1 = 0, E2 = 0, and E3 = 1 D) E1 = 0, E2 = 1, and E3 = 1 68) The dual four-line demultiplexer functions as a demultiplexer if 68) A) data input is on the A0 line. B) the E line is grounded. C) data input is on the E line. D) the A0 line is grounded. 69) Output 0 of a octal decoder is selected when it is enabled by a data input of 69) A) A0 = 0 B) A0 = 1 C) A0 = 1 D) A0 = 0 70) An eight-line multiplexer must have 70) A) eight data inputs and two select inputs. B) four data inputs and three select inputs. C) eight data inputs and four select inputs. D) eight data inputs and three select inputs. 71) A 1-of-8 octal decoder has eight outputs and decodes an input of bits. 71) A) four B) one C) three D) two 72) Which device is used in computer hardware to select one of several inputs to be serviced by the computer program? A) decoder B) multiplexer C) demultiplexer D) encoder 72) 73) A four-line multiplexer must have 73) A) four data inputs and two select inputs. B) two data inputs and four select inputs. C) four data inputs and four select inputs. D) two data inputs and two select inputs. 74) The Decimal-to-BCD Encoder has LOW-active inputs and outputs. Which of the following is a true statement about this Encoder? A) The output when input 3 is LOW is A3-A0 = B) The output when input 7 is LOW is A3-A0 = C) The output when input 9 is HIGH is A3-A0 = D) When no input is LOW, the outputs are all LOW. 74) 75) Output 3 of a octal decoder is selected when it is enabled by a data input of 75) A) A0 = 1 B) A0 = 1 C) A0 = 0 76) The function of a magnitude comparator is to tell if 76) A) A is greater than B. B) A equals B. C) A is less than B. D) all of the above 7

8 77) If the inputs of a dual four-line demultiplexer are as shown below, which output is correct? 77) Ea = LOW Eb = HIGH A0a = 0 A0b = 0 A1a = 1 A1b = 1 A) 3a = data B) 3a = HIGH C) 2a = LOW D) 2b = data 78) A demultiplexer is a device which 78) A) selects one of several inputs to be placed onto one output line. B) generates an encoded output from a numeric input. C) routes a single data input onto one of several data outputs. D) converts some code into a recognizable number or character. 79) The normal outputs of a magnitude comparator are 79) A) A = B, A + B, and carry. B) Sum, difference, and carry. C) Cin, Cout, and Sum. D) A < B, A = B, and A > B. 80) What is the binary value of the BCD number: (18)? 80) A) B) C) D) ) The dual four-line demultiplexer functions as a decoder if 81) A) data input is on the A0 line. B) the E line is grounded. C) data input is on the E line. D) the A0 line is grounded. 82) Which data inputs to the of 16 Decoder causes output 13 to be LOW? 82) A) A3-A0 = 1101 B) A3-A0 = 1111 C) A3-A0 = 1100 D) A3-A0 = ) The feature of Gray Code that makes it uniquely suited to control of rotating machinery is that 83) A) each bit changes on every step of its count sequence. B) it can only have four bits. C) only one bit changes on each step of its count sequence. D) it is really an analog code. 84) In order to select data input I5 of a eight-line multiplexer, the select inputs must be 84) A) E = 0 S0 = 0 B) E = 1 C) E = 0 D) E = 0 8

9 Answer Key Testname: CHAP08Q 1) A 2) B 3) C 4) C 5) A 6) A 7) D 8) D 9) C 10) C 11) A 12) A 13) C 14) A 15) D 16) B 17) C 18) D 19) D 20) D 21) B 22) C 23) D 24) B 25) A 26) D 27) B 28) C 29) B 30) D 31) B 32) C 33) C 34) A 35) C 36) C 37) A 38) C 39) A 40) B 41) C 42) A 43) D 44) B 45) A 46) C 47) C 48) A 49) D 50) D 9

10 Answer Key Testname: CHAP08Q 51) A 52) D 53) D 54) D 55) A 56) A 57) A 58) B 59) D 60) D 61) B 62) A 63) B 64) D 65) D 66) B 67) C 68) C 69) A 70) D 71) C 72) D 73) A 74) A 75) D 76) D 77) C 78) C 79) D 80) A 81) B 82) A 83) C 84) D 10

Copyright Peter R. Rony 2009. All rights reserved.

Copyright Peter R. Rony 2009. All rights reserved. Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table

More information

Sistemas Digitais I LESI - 2º ano

Sistemas Digitais I LESI - 2º ano Sistemas Digitais I LESI - 2º ano Lesson 6 - Combinational Design Practices Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática UNIVERSIDADE DO MINHO ESCOLA DE ENGENHARIA - PLDs (1) - The

More information

COMBINATIONAL CIRCUITS

COMBINATIONAL CIRCUITS COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different

More information

Let s put together a Manual Processor

Let s put together a Manual Processor Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce

More information

Combinational circuits

Combinational circuits Combinational circuits Combinational circuits are stateless The outputs are functions only of the inputs Inputs Combinational circuit Outputs 3 Thursday, September 2, 3 Enabler Circuit (High-level view)

More information

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction

More information

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. CHAPTER3 QUESTIONS MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question. ) If one input of an AND gate is LOW while the other is a clock signal, the output

More information

2011, The McGraw-Hill Companies, Inc. Chapter 3

2011, The McGraw-Hill Companies, Inc. Chapter 3 Chapter 3 3.1 Decimal System The radix or base of a number system determines the total number of different symbols or digits used by that system. The decimal system has a base of 10 with the digits 0 through

More information

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,

More information

EE 261 Introduction to Logic Circuits. Module #2 Number Systems

EE 261 Introduction to Logic Circuits. Module #2 Number Systems EE 261 Introduction to Logic Circuits Module #2 Number Systems Topics A. Number System Formation B. Base Conversions C. Binary Arithmetic D. Signed Numbers E. Signed Arithmetic F. Binary Codes Textbook

More information

Digital codes. Resources and methods for learning about these subjects (list a few here, in preparation for your research):

Digital codes. Resources and methods for learning about these subjects (list a few here, in preparation for your research): Digital codes This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit http://creativecommons.org/licenses/by/1.0/,

More information

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder. The circuit created is an 8-bit adder. The 8-bit adder adds two 8-bit binary inputs and the result is produced in the output. In order to create a Full 8-bit adder, I could use eight Full -bit adders and

More information

The string of digits 101101 in the binary number system represents the quantity

The string of digits 101101 in the binary number system represents the quantity Data Representation Section 3.1 Data Types Registers contain either data or control information Control information is a bit or group of bits used to specify the sequence of command signals needed for

More information

LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14 LOGICOS SERIE 4000 Precios sujetos a variación Ref. Part # Descripción Precio Foto Ref. A-6-1 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 $ 290 A-6-2 CD4001BCM Quad 2-Input NOR Buffered B

More information

Standart TTL, Serie 74... Art.Gruppe 13.15. 1...

Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2-Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter

More information

Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

More information

(Refer Slide Time: 00:01:16 min)

(Refer Slide Time: 00:01:16 min) Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control

More information

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012 Karnaugh Maps & Combinational Logic Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 4 Optimized Implementation of Logic Functions 4. Karnaugh Map 4.2 Strategy for Minimization 4.2. Terminology

More information

Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

More information

5 Combinatorial Components. 5.0 Full adder. Full subtractor

5 Combinatorial Components. 5.0 Full adder. Full subtractor 5 Combatorial Components Use for data transformation, manipulation, terconnection, and for control: arithmetic operations - addition, subtraction, multiplication and division. logic operations - AND, OR,

More information

Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

More information

Combinational Logic Design

Combinational Logic Design Chapter 4 Combinational Logic Design The foundations for the design of digital logic circuits were established in the preceding chapters. The elements of Boolean algebra (two-element switching algebra

More information

BINARY CODED DECIMAL: B.C.D.

BINARY CODED DECIMAL: B.C.D. BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.

More information

Figure 8-1 Four Possible Results of Adding Two Bits

Figure 8-1 Four Possible Results of Adding Two Bits CHPTER EIGHT Combinational Logic pplications Thus far, our discussion has focused on the theoretical design issues of computer systems. We have not yet addressed any of the actual hardware you might find

More information

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks UNIVERSITY OF KERALA First Degree Programme in Computer Applications Model Question Paper Semester I Course Code- CP 1121 Introduction to Computer Science TIME : 3 hrs Maximum Mark: 80 SECTION A [Very

More information

plc numbers - 13.1 Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

plc numbers - 13.1 Encoded values; BCD and ASCII Error detection; parity, gray code and checksums plc numbers - 3. Topics: Number bases; binary, octal, decimal, hexadecimal Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;

More information

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one

More information

Operating Manual Ver.1.1

Operating Manual Ver.1.1 4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-

More information

Two-level logic using NAND gates

Two-level logic using NAND gates CSE140: Components and Design Techniques for Digital Systems Two and Multilevel logic implementation Tajana Simunic Rosing 1 Two-level logic using NND gates Replace minterm ND gates with NND gates Place

More information

ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits

ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit

More information

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B. Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.

More information

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Today s topics. Digital Computers. More on binary. Binary Digits (Bits) Today s topics! Binary Numbers! Brookshear.-.! Slides from Prof. Marti Hearst of UC Berkeley SIMS! Upcoming! Networks Interactive Introduction to Graph Theory http://www.utm.edu/cgi-bin/caldwell/tutor/departments/math/graph/intro

More information

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots Registers As you probably know (if you don t then you should consider changing your course), data processing is usually

More information

CHAPTER 3 Boolean Algebra and Digital Logic

CHAPTER 3 Boolean Algebra and Digital Logic CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4

More information

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS04 Quadruple 2 Inputs Gates 74LS00 Triple 3 Inputs Gates 74LS10 Dual 4 Inputs Gates 74LS20 8 Inputs Gates 74LS30 13 Inputs Gates

More information

Content Map For Career & Technology

Content Map For Career & Technology Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations

More information

Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

More information

Section 1.4 Place Value Systems of Numeration in Other Bases

Section 1.4 Place Value Systems of Numeration in Other Bases Section.4 Place Value Systems of Numeration in Other Bases Other Bases The Hindu-Arabic system that is used in most of the world today is a positional value system with a base of ten. The simplest reason

More information

Digital System Design Prof. D Roychoudhry Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Digital System Design Prof. D Roychoudhry Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Digital System Design Prof. D Roychoudhry Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture - 04 Digital Logic II May, I before starting the today s lecture

More information

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın Digital Design Assoc. Prof. Dr. Berna Örs Yalçın Istanbul Technical University Faculty of Electrical and Electronics Engineering Office Number: 2318 E-mail: siddika.ors@itu.edu.tr Grading 1st Midterm -

More information

150127-Microprocessor & Assembly Language

150127-Microprocessor & Assembly Language Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an

More information

EE360: Digital Design I Course Syllabus

EE360: Digital Design I Course Syllabus : Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential

More information

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count

More information

PART B QUESTIONS AND ANSWERS UNIT I

PART B QUESTIONS AND ANSWERS UNIT I PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional

More information

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR INTRODUCTION This Project "Automatic Night Lamp with Morning Alarm" was developed using Microprocessor. It is the Heart of the system. The sensors

More information

Lab 1: Study of Gates & Flip-flops

Lab 1: Study of Gates & Flip-flops 1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -

More information

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation

More information

Decimal Number (base 10) Binary Number (base 2)

Decimal Number (base 10) Binary Number (base 2) LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be

More information

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc Other architectures Example. Accumulator-based machines A single register, called the accumulator, stores the operand before the operation, and stores the result after the operation. Load x # into acc

More information

Understanding Logic Design

Understanding Logic Design Understanding Logic Design ppendix of your Textbook does not have the needed background information. This document supplements it. When you write add DD R0, R1, R2, you imagine something like this: R1

More information

Multiple Choice Questions(Computer)

Multiple Choice Questions(Computer) Multiple Choice Questions(Computer) 1. Which of the following is the product of data processing a. information b. data c. software program d. system 2. The process of putting data into a location is called

More information

MICROPROCESSOR AND MICROCOMPUTER BASICS

MICROPROCESSOR AND MICROCOMPUTER BASICS Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit

More information

Parallel Port Interfacing with Switches, Keypad and Rotatory encoder

Parallel Port Interfacing with Switches, Keypad and Rotatory encoder DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-7: Parallel Port Interfacing with Switches, Keypad and Rotatory encoder 1 Port Interfacing Parallel port outputs O0 to O7 May be used as poll-lines

More information

CS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions

CS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions CS101 Lecture 26: Low Level Programming John Magee 30 July 2013 Some material copyright Jones and Bartlett 1 Overview/Questions What did we do last time? How can we control the computer s circuits? How

More information

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY Fall 2012 Contents 1 LABORATORY No 1 3 11 Equipment 3 12 Protoboard 4 13 The Input-Control/Output-Display

More information

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell. CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache

More information

Binary Adders: Half Adders and Full Adders

Binary Adders: Half Adders and Full Adders Binary Adders: Half Adders and Full Adders In this set of slides, we present the two basic types of adders: 1. Half adders, and 2. Full adders. Each type of adder functions to add two binary bits. In order

More information

DEPARTMENT OF INFORMATION TECHNLOGY

DEPARTMENT OF INFORMATION TECHNLOGY DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

More information

HOMEWORK # 2 SOLUTIO

HOMEWORK # 2 SOLUTIO HOMEWORK # 2 SOLUTIO Problem 1 (2 points) a. There are 313 characters in the Tamil language. If every character is to be encoded into a unique bit pattern, what is the minimum number of bits required to

More information

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline Data Representation Binary Codes Why 6-3-1-1 and Excess-3? Data Representation (1/2) Each numbering

More information

6 3 4 9 = 6 10 + 3 10 + 4 10 + 9 10

6 3 4 9 = 6 10 + 3 10 + 4 10 + 9 10 Lesson The Binary Number System. Why Binary? The number system that you are familiar with, that you use every day, is the decimal number system, also commonly referred to as the base- system. When you

More information

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters: Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

More information

RAM & ROM Based Digital Design. ECE 152A Winter 2012

RAM & ROM Based Digital Design. ECE 152A Winter 2012 RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in

More information

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447). G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment

More information

Memory Elements. Combinational logic cannot remember

Memory Elements. Combinational logic cannot remember Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic

More information

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the

More information

Digital Systems. Syllabus 8/18/2010 1

Digital Systems. Syllabus 8/18/2010 1 Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,

More information

Chapter 1: Digital Systems and Binary Numbers

Chapter 1: Digital Systems and Binary Numbers Chapter 1: Digital Systems and Binary Numbers Digital age and information age Digital computers general purposes many scientific, industrial and commercial applications Digital systems telephone switching

More information

CSE140: Components and Design Techniques for Digital Systems

CSE140: Components and Design Techniques for Digital Systems CSE4: Components and Design Techniques for Digital Systems Tajana Simunic Rosing What we covered thus far: Number representations Logic gates Boolean algebra Introduction to CMOS HW#2 due, HW#3 assigned

More information

MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1

MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1 MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable

More information

The components. E3: Digital electronics. Goals:

The components. E3: Digital electronics. Goals: E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC

More information

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation Karnaugh Maps Applications of Boolean logic to circuit design The basic Boolean operations are AND, OR and NOT These operations can be combined to form complex expressions, which can also be directly translated

More information

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage

More information

A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online

A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online Dr. Brock J. LaMeres Assistant Professor Electrical & Computer Engineering Dept Montana

More information

Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

More information

Fundamentals of Digital Electronics

Fundamentals of Digital Electronics Fundamentals of Digital Electronics by Professor Barry Paton Dalhousie University March 998 Edition Part Number 32948A- Fundamentals of Digital Electronics Copyright Copyright 998 by National Instruments

More information

Chapter 4: Computer Codes

Chapter 4: Computer Codes Slide 1/30 Learning Objectives In this chapter you will learn about: Computer data Computer codes: representation of data in binary Most commonly used computer codes Collating sequence 36 Slide 2/30 Data

More information

BOOLEAN ALGEBRA & LOGIC GATES

BOOLEAN ALGEBRA & LOGIC GATES BOOLEAN ALGEBRA & LOGIC GATES Logic gates are electronic circuits that can be used to implement the most elementary logic expressions, also known as Boolean expressions. The logic gate is the most basic

More information

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users

More information

Summary. Basic comparator operation. (Equality) 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary. Basic comparator operation. (Equality) 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved Comparators The unction o a comparator is to compare the manitudes o two binary numbers to determine the relationship between them. In the simplest orm, a comparator can test or equality usin XNOR ates.

More information

3.Basic Gate Combinations

3.Basic Gate Combinations 3.Basic Gate Combinations 3.1 TTL NAND Gate In logic circuits transistors play the role of switches. For those in the TTL gate the conducting state (on) occurs when the baseemmiter signal is high, and

More information

2.0 Chapter Overview. 2.1 Boolean Algebra

2.0 Chapter Overview. 2.1 Boolean Algebra Thi d t t d ith F M k 4 0 2 Boolean Algebra Chapter Two Logic circuits are the basis for modern digital computer systems. To appreciate how computer systems operate you will need to understand digital

More information

Logic in Computer Science: Logic Gates

Logic in Computer Science: Logic Gates Logic in Computer Science: Logic Gates Lila Kari The University of Western Ontario Logic in Computer Science: Logic Gates CS2209, Applied Logic for Computer Science 1 / 49 Logic and bit operations Computers

More information

Digital Systems Laboratory

Digital Systems Laboratory Eskişehir Osmangazi University Digital Systems Laboratory Rev 3.01 February 2011 LIST OF EXPERIMENTS 1. BINARY AND DECIMAL NUMBERS 2. DIGITAL LOGIC GATES 3. INTRODUCTION TO LOGICWORKS 4. BOOLEAN ALGEBRA

More information

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

More information

APPENDIX B. Routers route based on the network number. The router that delivers the data packet to the correct destination host uses the host ID.

APPENDIX B. Routers route based on the network number. The router that delivers the data packet to the correct destination host uses the host ID. APPENDIX B IP Subnetting IP Addressing Routers route based on the network number. The router that delivers the data packet to the correct destination host uses the host ID. IP Classes An IP address is

More information

ASYNCHRONOUS COUNTERS

ASYNCHRONOUS COUNTERS LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding

More information

Memory Systems. Static Random Access Memory (SRAM) Cell

Memory Systems. Static Random Access Memory (SRAM) Cell Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled

More information

Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica

Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica Inventario de Materiales Edificio: Escuela de Ingeniería Oficina o Salón: G-221 Descripción(Circuitos

More information

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1 UNIT 22: PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1 This work covers part of outcome 2 of the Edexcel standard module. The material is

More information

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004 Gray Code Generator and Decoder by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Design of a Gray Code Generator and

More information

Levent EREN levent.eren@ieu.edu.tr A-306 Office Phone:488-9882 INTRODUCTION TO DIGITAL LOGIC

Levent EREN levent.eren@ieu.edu.tr A-306 Office Phone:488-9882 INTRODUCTION TO DIGITAL LOGIC Levent EREN levent.eren@ieu.edu.tr A-306 Office Phone:488-9882 1 Number Systems Representation Positive radix, positional number systems A number with radix r is represented by a string of digits: A n

More information

CSE140 Homework #7 - Solution

CSE140 Homework #7 - Solution CSE140 Spring2013 CSE140 Homework #7 - Solution You must SHOW ALL STEPS for obtaining the solution. Reporting the correct answer, without showing the work performed at each step will result in getting

More information

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards Points ddressed in this Lecture Lecture 8: ROM Programmable Logic Devices Professor Peter Cheung Department of EEE, Imperial College London Read-only memory Implementing logic with ROM Programmable logic

More information

ANALOG & DIGITAL ELECTRONICS

ANALOG & DIGITAL ELECTRONICS ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,

More information

Systems I: Computer Organization and Architecture

Systems I: Computer Organization and Architecture Systems I: omputer Organization and Architecture Lecture 8: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store

More information

Counters and Decoders

Counters and Decoders Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

More information

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Digital Fundamentals. Lab 8 Asynchronous Counter Applications Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:

More information