Design of Reversible Mod-16 Synchronous Counter
|
|
- Jacob Richards
- 7 years ago
- Views:
Transcription
1 Design of Reversible Mod-16 Synchronous Counter T.V.V.S.S.Varalakshmi¹,M.Vidya² ¹P.G Student, Kakinada Institute of Engineering and technology, korangi, JNTUK, A.P, INDIA ²Assistant professor, Kakinada Institute of Engineering and technology, korangi, JNTUK,A.P, INDIA Abstract Reversible logic is very important in lowpower circuit design and quantum computing. And also Reversible logic is gaining interest in the recent past Due to its less heat dissipating characteristics. A lot of research has been done in combinational as well as sequential design of reversible circuits. In this paper we have proposed a reversible T-Flip-flop which is better than the existing designs in the literature. A novel design of reversible synchronous mod-16 counter proposed in this paper. The important reversible gates used for reversible logic synthesis are Feynman gate, Fredkin gate, TSG gate and sayem gate etc. In this paper we have also proposed a new reversible gate which can be used as copying gate.the transistorized implementation of reversible gate presented in this paper are completely reversible in nature i.e. it can perform both forward and backward computation.layouts for each gate and power,delay and LVS done through Tanner EDA tools. Index Terms Reversible Logic, Reversible Gate, Power Dis-sipation, Flip-Flop, Garbage. I. INTRODUCTION Energy dissipation is becoming a major barrier in the evolving nano-computing era. As reversible logic ensures low energy dissipation [1] [2] it has gained importance in the recent past.an operation is said to be physically reversible if there is no energy to heat conversion and no change in entropy. On same lines, reversible logic computation implies that no information about the computational state can ever be lost. R. Landauer[3] has shown that for every bit of information that is erased during an irreversible logic computation ktln2 joules of heat energy is generated, where k is the Boltzmann constant and T is the temperature in kelvin at which the system is operating. C. H. Bennett [4] showed that the ktln2 amount of energy dissipation would not occur if a computation is carried out in a reversible way. A reversible gate is a logical cell that has the same number of inputs and outputs with a bijective mapping between the input and output vectors. Direct fan-outs from the reversible gate and feedbacks from a gate output directly to its inputs are not permitted. Reversible circuits do not lose information and reversibl e computation in a system can be performed only when the system consists of reversible gates.reversible logic i s likelyto be indemand in high speed power aware circu its, low power CMOS design.the main challengesof de signing reversible circuits are to reduce number of gates, garbage outputs, delayand quantumcost. Another important matter is hardware complexity. In the existing designs i n literature of sequential circuits several designs are pro posed.in this paper we have proposed most optimized designs of reversible edge trigged T-flip flop. While designing the reversible latchesfew researchers conentrated on red ucing the number of gates and garbage output, while other tried to reduced the quantum cost. II. FUNDAMENTALS OF REVERSIBLE LOGIC Reversible logic is a concept of digital circuit design which was born with the concept of creating digital logic circuits with zero power dissipation. It replaces irreversible logic gates with reversible gates in the conventional digital circuits. Some basic concepts of reversible logic are as follows Reversible gates are denoted as (n, n) digital logic gates, where (n, n) can be elaborated as (Total number of input signals, Total number of output signals). In reversible logic gates both the number of input signals and the number of output signals are equal. In these gates we can generate the input combinations at any instance by knowing the output combinations only. There exists a one to one mapping between the input and output signals i.e. a unique output combination Page 1243
2 occurs for individual input combinations. Generally reversible gates follow these norms- [1] Total number of input signals = Total number of output signals. [2] One to one mapping between input and output variables. [3] No feedback. [4] Individual output bits are high for a total of half the number of total input combinations. 2) LAYOUT: Fig-4 layout of Reversible Feynman gate. Fig-1 Block diagram of (n, n) Reversible logic gate III. REVERSIBLE LOGIC GATES B.FREDKlN GATE: Figure 5 shows a 3*3 Fredkingate.The input vector is I(A,B,C) and the output vector is 0(P,Q,R).The output is defined by P=A, Q=A'B+ACand R=A'C +AB. A. FEYNMAN GATE: Fig. 1 shows a Feynman Gate. Feynman Gate (FG) can be used as a copying gate. Since a fan-out is not allowed in reversible logic, this gate is useful for duplication of the required outputs. Fig-5 Fredkin gate Fig-2 Feynman gate 1)TRANSISTOR IMPLEMENTATION Figure 3 shows the transistor implementation of the Feynman gate.the transistor implementation is fully reversible, that is, the given circuit can also work for forward as well as reverse operation. 1)TRANSISTOR IMPLEMENTATION Figure 6 shows the transistor implementation of the Fredkin Gate that need only four transistors.in the implementation,the output P is directly taken from input A as output P is same as input A.The proposed transistor implementation is suitable both for forward as well as backward computation,i.e.,completely reversible in nature.the forwardand backward computations for Fredkin gate are explained below. Fig-3 Reversible Transistor Implementation of the Feynman gate. Fig-6 Reversible Transistor Implementation of the Fredkin gate Page 1244
3 2) LAYOUT: Fig-7 layout of Reversible Fredkin gate. C. SAYEM GATE: Sayem gate (SG) is a 4x4 reversible gate. The input and output vector of this gate are, Iv = (A, B,C,D) and Ov =(P,Q,R,S). The block diagram of this gate is shown in Fig 8. This gate can be used as a two input universal gate means it can perform any two input Boolean function. The sayem gate can be used to build reversible T- flip flop along with Feynman gate. Fig-9 Reversible Transistor Implementation of the sayem gate. 2) LAYOUT: Fig-8 sayem gate. 1)TRANSISTOR IMPLEMENTATION Figure 9 shows the Transistor implementation of Sayem gate. Actually the Sayem Gate is the combination of Fredkin Gate (FRG) and Feynman Gate (FG), and so it can simultaneously generate three output functions (from Q, R and S). The output P is taken with a nmos transistor. It takes 29 transistors for proposed completely reversible implementation of the Sayem gate. The proposed implementation is suitable for forward as well as backward computation. Fig-10 layout of Reversible sayem gate. D.REVERSIBLE NEGATIVE EDGE TRIGGERED T FLIP-FLOP: As the name suggests, this flip-flop circuit used to toggle the output when input is high (1) and retains the output when input is low (0), thus it does two operation, it either holds the last state or toggles the output. Essentially, it has a logical symmetry with Controlled NOT kind operation. The reversible realization of T Flip-flop has two SG gates and one Feynman Gate is shown in fig. 11. Fig-11 Reversible Positive Edge Triggered T Flipflop Page 1245
4 1)LAYOUT: Fig-12 layout of Reversible T-flip flop. All these layouts are drawn with 0.25um technology with double metal. And transistor sizes are wp=1.65um and wn=0.55um. E. PROPOSED MOD16 SYNCHRONOUS COUNTER: From the above table we have T0=1 T1=Q0 T2=Q0Q1 T3=Q2Q0Q1 So we need 4 T-flip flops and 2 and gates to design mod 16 counter. F: PROPOSED REVERSIBLE MOD 16 SYNCHRONOUS COUNTER: Fig-13 mod16 synchronous up counter. The above figure represents mod 16 synchronous up counter. The mod number represents = log means that we need to count 16 states we need 4 flip flops. For T flip-flop consider below table.1 By observing the table we have = ( + 1).design of mod 16 counter by taking present state(qn) and next state means after applying a clock pluse(q(n+1)) from the below table.2.and by using k- map we find what are the inputs for each flip-flop. Fig-13 mod 16 reversible synchronous up counter. From the above figure to construct reversible mod 16 counter it needs 4 reversible T-flip-flops and 5 Fredkin Gates and 2 Feynman Gates. Fredkin gates with constant in puts acts as a reversible copying and also for AND operation. The Feynman gates used for copying the intermediate signals because in reversible gates fan out is not allowed.in this paper we implemented irreversible mod 16 counter and by using replacement method we constructed the reversible mod 16 up counter. The reversible gates used in this method is listed below: Page 1246
5 Fig-14 fredkin gate acts as copying gate. d) Reversible T-flip flop: Fig-15 fredkin gate acts as AND gate. Fig-16 feynman gate acts as copying gate. IV.SIMULATION RESULTS: Simulation is based on TANNER TOOL V13. Graph presented below are input and output signal at respective input and output terminal at each gate. e) Mod 16 synchronous counter: a) Feynman gate: b) Fredkin gate: f) comparisons of gates with power,delay, and area: 1.power: c) sayem gate: 2.delay: Page 1247
6 TOOLS V 13.0 REFERENCES 3.area: 4.T-flip flop and mod-16 counter: V.CONCLUSION AND FUTUREWORK: Reversible logic is very important for low power and quantum circuit design. Most of the attempts on reversible logic design concentrate on reversible combinational logic design. Only a few attempts were made on reversible sequential circuit design. The major works on reversible sequential circuit design propose implementations of flip-flops and suggest that sequential circuit be constructed by replacing the flipflops and gates of the traditional designs by their reversible counter parts. This method leads to reversible sequential circuits with higher realization costs and garbage outputs. As this is new approach to sequential circuit design using reversible gate. We made attempt to compare our design of different reversible circuits with respect to power dissipation factor. We observed that mod-16 Synchronous counter has less power dissipation and delay, area of this counter is little bit more. In future work, we plan to implement the reversible logic circuits with less area and less delay. Mostly these reversible logic circuits can be implemented with pass transistor logics due to this threshold voltage drops we should not get the full swing levels at the out put. so we need to redesign the gates to overcome these problems. ACKNOWLEDGMENT I am very thankfully to KIET College for providing a good lab facility. We simulate the Result on TANNER [1] R. Landauer, Irreversibility and heat generation in the computation process, IBM Journal of Research and Development, vol. 5, 1961, pp [2] V.V. Zhirnov, R.K. Cavin, J.A. Hutchby, and G.I. Bourianoff, Limits to binary logic switch scaling a Gedanken model, Proceedings of the IEEE, vol. 91, no, 11, 2003, pp [3] C. Bennett, Logical reversibility of computations, IBM Journal of Research and Development, vol. 17, 1973, pp [4] De Benedici, Report on future technologies for supercomputing, SANDIA Laboratories, [5] G. Schrom, Ultra-Low-Power CMOS Technology, PhD thesis, Technischen Universitat Wien, June [6] E. Knill, R. Laflamme, and G.J. Milburn, A scheme for efficient quantum computation with linear optics, Nature, 2001, pp [7] M. Nielsen and I. Chuang, Quantum Computation and Quantum Information, Cambridge University Press, [8] S. Bandyopadhyay, Nanoelectric implementation of reversible and quantum logic, Supperlattices and Microstructures, vol. 23, 1998, pp [9] H. Wood and D.J. Chen, Fredkin gate circuits via recombination enzymes, Proceedings of Congress on Evolutionary Computation (CEC), vol. 2, 2004, pp [10] M. Perkowski, L. Joziwak, A. Mishchenko, A. Al- Rabadi, A. Coppola, A. Buller, X. Song, M.H.A. Khan, S. Yanushkevich, V.P. 246 Shmerko, and M. Chrzanowska-Jeske, A general decomposition for reversible logic, Proceedings of Reed-Muller Workshop, 2001, pp [11] D.M. Miller, Spectral and two-phase decomposition techniques in reversible logic, Proceedings of the IEEE Midwest Symposium on Circuits and Systems, 2002, pp. II493-II496. [12] D.M. Miller, D. Maslov, and G.W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the IEEE Design Automation Conference, 2003, pp [13] P. Kerntopf, A new heuristic algorithm for reversible logic synthesis, Proceedings of the IEEE Design Automation Conference, 2004, pp [14] A. Agarwal and N.K. Jha, Synthesis of reversible logic, Proceedings of the Conference on Design, Automation and Test in Europe, vol. 2, 2004, pp [15] G. Yang, X. Song. W.N.N. Hung, and M.A. Perkowski, Fast synthesis of exact minimal reversible Page 1248
7 circuits using group theory, Proceedings of the IEEE Asia and South Pacific Design Automation Conference, 2005, pp [16] A. De Vos and Y.V. Rentergem, Reversible computing: from mathematical group theory to electronic circuit experiment, Proceedings of the 2nd Conference on Computing Frontiers, 2005, pp [17] D.P. Vasudevan, P.K. Lala, J. Di, and J.P Parkerson, Reversible-logic design with online testability, IEEE Transaction on Instrumentation and Measurement, vol. 55, no. 2, 2006, pp [18] V.V. Shende, I.L. Markov, and S.S. Bullock, Synthesis of quantum logic circuits, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, vol. 25, no. 6, 2006, pp [19] P. Gupta, A. Agarwal, and N.K. Jha, An algorithm for synthesis of reversible logic circuits, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, vol. 25, no. 11, 2006, pp [20] M. Mohammadi and M. Eshghi, Heuristic methods to use don t cares in automated design of reversible and quantum logic circuits, Quantum Information Processing, vol. 7, no. 4, 2008, pp [21] D. Maslov, G.W. Dueck, D.M. Miller, and C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, Vol. 27, 2008, pp [22] A. Chakrabatri and S. Sur-Kolay, Nearest neighbour based synthesis of quantum Boolean circuits, Engineering Letters, vol. 15, no. 2, [23] M.H.A. Khan, Cost Reduction in Nearest Neighbour Based Synthesis of Quantum Boolean Circuits, Engineering Letters, vol. 16, no. 1, 2008, pp [24] J.E. Rice, Technical Report: The State of Reversible Sequential Logic Synthesis, Technical Report TR-CSJR2-2005, University of Lethbridge, Canada, [25] S.K.S. Hari, S. Shroff, S.N. Mohammad, and V. Kamakoti, Efficient building blocks for reversible sequential circuit design, IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), [26] H. Thapliyal and A.P. Vinod, Design of reversible sequential elements with feasibility of transistor implementation, International Symposium on Circuits and Systems (ISCAS 2007), 2007, pp [27] M.-L. Chuang and C.-Y. Wang, Synthesis of reversible sequential elements, ACM journal of Engineering Technologies in Computing Systems (JETC), vol. 3, no. 4, [28] A. Banerjee and A. Pathak, New designs of Reversible sequential devices, arxiv: v1 [quant-ph]12 Aug [29] L.K. Chang and F.-C. Cheng, Automatic synthesis of composable sequential quantum Boolean circuits, Proceedings of the 2005 International Conference on Computer Design (ICCD 05), [30] M. Kumar, S. Boshra-riad, Y. Nachimuthu and M. Perkowski, Comparison of State Assignment methods for "Quantum Circuit" Model of permutative Quantum State Machines, Proc. CEC [31] M. Lukac and M. Perkowski, Evolving Quantum Finite State Machines for Sequence Detection,Book chapter, New Achievements in Evolutionary Computation, Peter Korosec (Eds.), URL: ISBN: , 2010 [32] M. Kumar, S. Boshra-riad, Y.Nachimuthu, and M. Perkowski, Engineering Models and Circuit Realization of Quantum State Machines, Proc. 18 th International Workshop on Post-Binary ULSI Systems, May 20, 2009, Okinawa. [33] M. Lukac, M. Kameyama, and M.Perkowski, Quantum Finite State Machines - a Circuit Based Approach, Quantum Information Processing, accepted with revisions. Authors Profile: V.V.S.S.Varalakhmi Temanaboyina completed my B.Tech in Electronics and Instrumentation Engineering in 2009 from PRAGATI Engineering college,surampalem,andhra Pradesh and pusuing my M.Tech in VLSI System Design from Kakinada Institute of Engineering and Technology, Korangi, Andhra Pradesh, India. Vidya Meka completed her B.Tech in Electronics and Communication Engineering, in 2005 and M.Tech in Embedded systems VLSI Design in 2010 from college of engineering,pune,india. she was responsible for teaching in VLSI to post graduate students. Currently she is working as a Assistant Professor in Kakinada Institute of Engineering and Technology from two years. Her research areas include Embedded systems,low-voltage, low power, and high-performance integrated circuit design. Page 1249
COMPARATIVE ANALYSIS OF 4-BIT AND 8-BIT REVERSIBLE BARREL SHIFTER DESIGNS USING REVKIT
COMPARATIVE ANALYSIS OF 4-BIT AND 8-BIT REVERSIBLE BARREL SHIFTER DESIGNS USING REVKIT Hariprasad R. 1, Ganesh R. 1, Ravi S. 2, Marimuthu R. 1 and Balamurugan S. 1 1 School of Electrical Engineering, VIT
More informationA Beginning in the Reversible Logic Synthesis of Sequential Circuits
A Beginning in the Reversible Logic Synthesis of Sequential s Himanshu Thapliyal and M.B Srinivas Centre for VLSI and Embedded System Technologies International Institute of Information Technology, Hyderabad,
More informationAn Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates
An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates Himanshu Thapliyal and M.B Srinivas (thapliyalhimanshu@yahoo.com, srinivas@iiit.net) Center
More informationA New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits
A New Reversible TSG Gate and Its Application For Designing Efficient Adder s Himanshu Thapliyal Center for VLSI and Embedded System Technologies International Institute of Information Technology Hyderabad-500019,
More informationAN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION
American Journal of Applied Sciences 11 (1): 69-73, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.69.73 Published Online 11 (1) 2014 (http://www.thescipub.com/ajas.toc) AN IMPROVED
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationDesign of Reversible Random Access Memory
International Journal of omputer pplications (975 8887) Volume 56 No.15, October 212 esign of Reversible Random ccess Memory Md. Selim l Mamun epartment of omputer Science and Engineering, Jatiya Kabi
More informationTo design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationONLINE TESTING IN TERNARY REVERSIBLE LOGIC
ONLINE TESTING IN TERNARY REVERSIBLE LOGIC MD. RAQIBUR RAHMAN Bachelor of Science, University of Dhaka, 2004 Master of Science, University of Dhaka, 2005 A Thesis Submitted to the School of Graduate Studies
More informationAsynchronous Counters. Asynchronous Counters
Counters and State Machine Design November 25 Asynchronous Counters ENGI 25 ELEC 24 Asynchronous Counters The term Asynchronous refers to events that do not occur at the same time With respect to counter
More informationSwitching and Finite Automata Theory
Switching and Finite Automata Theory Understand the structure, behavior, and limitations of logic machines with this thoroughly updated third edition. New topics include: CMOS gates logic synthesis logic
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationTwo-Phase Clocking Scheme for Low-Power and High- Speed VLSI
International Journal of Advances in Engineering Science and Technology 225 www.sestindia.org/volume-ijaest/ and www.ijaestonline.com ISSN: 2319-1120 Two-Phase Clocking Scheme for Low-Power and High- Speed
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationCHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationSo far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
More informationHaving read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage
More informationDesign of Energy Efficient Low Power Full Adder using Supply Voltage Gating
Design of Energy Efficient Low Power Full Adder using Supply Voltage Gating S.Nandhini 1, T.G.Dhaarani 2, P.Kokila 3, P.Premkumar 4 Assistant Professor, Dept. of ECE, Nandha Engineering College, Erode,
More informationLesson 12 Sequential Circuits: Flip-Flops
Lesson 12 Sequential Circuits: Flip-Flops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
More informationKeywords Quantum logic gates, Quantum computing, Logic gate, Quantum computer
Volume 3 Issue 10 October 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com An Introduction
More informationDesign Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
More informationChapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State
More informationHIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER
HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER Sachin Kumar *1, Aman Kumar #2, Puneet Bansal #3 * Department of Electronic Science, Kurukshetra University, Kurukshetra, Haryana, India # University Institute
More informationFPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL
FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL B. Dilip, Y. Alekhya, P. Divya Bharathi Abstract Traffic lights are the signaling devices used to manage traffic on multi-way
More informationCHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationDesign of Low Power One-Bit Hybrid-CMOS Full Adder Cells
Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells Sushil B. Bhaisare 1, Sonalee P. Suryawanshi 2, Sagar P. Soitkar 3 1 Lecturer in Electronics Department, Nagpur University, G.H.R.I.E.T.W. Nagpur,
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationDigital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register
More informationA Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationOperating Manual Ver.1.1
4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-
More informationON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
More informationLOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP Anurag #1, Gurmohan Singh #2, V. Sulochana #3 # Centre for Development of Advanced Computing, Mohali, India 1 anuragece09@gmail.com 2 gurmohan@cdac.in
More informationFEASIBLE METHODOLOGY FOR OPTIMIZATION OF A NOVEL REVERSIBLE BINARY COMPRESSOR
FEASIBLE METHODOLOGY FOR OPTIMIZATION OF A NOVEL REVERSIBLE BINARY COMPRESSOR ABSTRACT Neeraj Kumar Misra, Mukesh Kumar Kushwaha, Subodh Wairya and Amit Kumar Department of Electronics Engineering, Institute
More informationOptimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort
Optimization and Comparison of -Stage, -i/p NND Gate, -i/p NOR Gate Driving Standard Load By Using Logical Effort Satyajit nand *, and P.K.Ghosh ** * Mody Institute of Technology & Science/ECE, Lakshmangarh,
More informationA Survey on Sequential Elements for Low Power Clocking System
Journal of Computer Applications ISSN: 0974 1925, Volume-5, Issue EICA2012-3, February 10, 2012 A Survey on Sequential Elements for Low Power Clocking System Bhuvana S ECE Department, Avinashilingam University
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,
More information1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.
File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one
More informationSequential 4-bit Adder Design Report
UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4-bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela
More informationDIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department
Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and
More informationTrue Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique
True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique Priyanka Sharma ME (ECE) Student NITTTR Chandigarh Rajesh Mehra Associate Professor Department of ECE NITTTR Chandigarh
More informationGuru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.
Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.
More informationSequential Logic Design Principles.Latches and Flip-Flops
Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch
More informationECE380 Digital Logic
ECE38 igital Logic Flip-Flops, Registers and Counters: Flip-Flops r.. J. Jackson Lecture 25- Flip-flops The gated latch circuits presented are level sensitive and can change states more than once during
More informationISSN: 2319-5967 ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013
Transistor Level Fault Finding in VLSI Circuits using Genetic Algorithm Lalit A. Patel, Sarman K. Hadia CSPIT, CHARUSAT, Changa., CSPIT, CHARUSAT, Changa Abstract This paper presents, genetic based algorithm
More informationCascaded Counters. Page 1 BYU
Cascaded Counters Page 1 Mod-N Counters Generally we are interested in counters that count up to specific count values Not just powers of 2 A mod-n counter has N states Counts from 0 to N-1 then rolls
More informationCS311 Lecture: Sequential Circuits
CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationFloating Point Fused Add-Subtract and Fused Dot-Product Units
Floating Point Fused Add-Subtract and Fused Dot-Product Units S. Kishor [1], S. P. Prakash [2] PG Scholar (VLSI DESIGN), Department of ECE Bannari Amman Institute of Technology, Sathyamangalam, Tamil Nadu,
More informationSEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
More informationCounters are sequential circuits which "count" through a specific state sequence.
Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:
More informationWiki Lab Book. This week is practice for wiki usage during the project.
Wiki Lab Book Use a wiki as a lab book. Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people). This week is practice
More informationHigh Speed Gate Level Synchronous Full Adder Designs
High Speed Gate Level Synchronous Full Adder Designs PADMANABHAN BALASUBRAMANIAN and NIKOS E. MASTORAKIS School of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, UNITED
More informationNEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.
CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache
More informationCombinational Controllability Controllability Formulas (Cont.)
Outline Digital Testing: Testability Measures The case for DFT Testability Measures Controllability and observability SCOA measures Combinational circuits Sequential circuits Adhoc techniques Easily testable
More informationLOW POWER MULTIPLEXER BASED FULL ADDER USING PASS TRANSISTOR LOGIC
LOW POWER MULTIPLEXER BASED FULL ADDER USING PASS TRANSISTOR LOGIC B. Dilli kumar 1, K. Charan kumar 1, M. Bharathi 2 Abstract- The efficiency of a system mainly depends on the performance of the internal
More informationANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
More informationTake-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas
Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationPerformance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators
Performance Comparison of an Algorithmic Current- Mode ADC Implemented using Different Current Comparators Veepsa Bhatia Indira Gandhi Delhi Technical University for Women Delhi, India Neeta Pandey Delhi
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationMultilevel Sequential Logic Circuit Design
International Journal of Electronics and Electrical Engineering Vol., No. 4, December, 4 Multilevel Sequential Logic Circuit Design vni Morgül FSM Vakıf University, iomedical Eng. Dept, Istanbul, Turkey
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationA Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Issue-1 E-ISSN: 2347-2693 A Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology Zahra
More informationNew Pulse Width Modulation Technique for Three Phase Induction Motor Drive Umesha K L, Sri Harsha J, Capt. L. Sanjeev Kumar
New Pulse Width Modulation Technique for Three Phase Induction Motor Drive Umesha K L, Sri Harsha J, Capt. L. Sanjeev Kumar Abstract In this paper, various types of speed control methods for the three
More informationBINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
More informationContents COUNTER. Unit III- Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo
More informationAnalog & Digital Electronics Course No: PH-218
Analog & Digital Electronics Course No: PH-218 Lec-28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates
More informationCONTROL SYSTEMS, ROBOTICS, AND AUTOMATION - Vol. I - Basic Elements of Control Systems - Ganti Prasada Rao
BASIC ELEMENTS OF CONTROL SYSTEMS Ganti Prasada Rao International Centre for Water and Energy Systems, Abu Dhabi, UAE Keywords: Systems, Block diagram, Controller, Feedback, Open-loop control, Closedloop
More informationCounters & Shift Registers Chapter 8 of R.P Jain
Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of Modulo-N ripple counter, Up-Down counter, design of synchronous counters with and without
More informationDesign Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing
Design Verification and Test of Digital VLSI Circuits NPTEL Video Course Module-VII Lecture-I Introduction to Digital VLSI Testing VLSI Design, Verification and Test Flow Customer's Requirements Specifications
More informationPerformance of Flip-Flop Using 22nm CMOS Technology
Performance of Flip-Flop Using 22nm CMOS Technology K.Rajasri 1, A.Bharathi 2, M.Manikandan 3 M.E, Applied Electronics, IFET College of Engineering, Villupuram, India 1, 2 Assistant Professor, Department
More informationS. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India
Power reduction on clock-tree using Energy recovery and clock gating technique S. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India Abstract Power consumption of
More informationA 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
More informationStudy on Differential Protection of Transmission Line Using Wireless Communication
Study on Differential Protection of Transmission Line Using Wireless Communication George John.P 1, Agna Prince 2, Akhila.K.K 3, Guy Marcel 4, Harikrishnan.P 5 Professor, Dept. of EEE, MA Engineering College,
More informationAC 2011-1060: ELECTRICAL ENGINEERING STUDENT SENIOR CAP- STONE PROJECT: A MOSIS FAST FOURIER TRANSFORM PROCES- SOR CHIP-SET
AC 2011-1060: ELECTRICAL ENGINEERING STUDENT SENIOR CAP- STONE PROJECT: A MOSIS FAST FOURIER TRANSFORM PROCES- SOR CHIP-SET Peter M Osterberg, University of Portland Dr. Peter Osterberg is an associate
More informationAsynchronous counters, except for the first block, work independently from a system clock.
Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flip-flops, they can be asynchronous or synchronous and they can
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationFlip-Flops and Sequential Circuit Design. ECE 152A Winter 2012
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationA Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem
A Novel Low Power, High Speed 4 Transistor CMOS Full Adder Cell with 5% Improvement in Threshold Loss Problem T. Vigneswaran, B. Mukundhan, and P. Subbarami Reddy Abstract Full adders are important components
More informationDM54161 DM74161 DM74163 Synchronous 4-Bit Counters
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161
More informationSequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
More informationImage Compression through DCT and Huffman Coding Technique
International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2015 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Rahul
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationLayout of Multiple Cells
Layout of Multiple Cells Beyond the primitive tier primitives add instances of primitives add additional transistors if necessary add substrate/well contacts (plugs) add additional polygons where needed
More informationDigital Logic Elements, Clock, and Memory Elements
Physics 333 Experiment #9 Fall 999 Digital Logic Elements, Clock, and Memory Elements Purpose This experiment introduces the fundamental circuit elements of digital electronics. These include a basic set
More information7. Latches and Flip-Flops
Chapter 7 Latches and Flip-Flops Page 1 of 18 7. Latches and Flip-Flops Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. The
More informationIntroduction to computer science
Introduction to computer science Michael A. Nielsen University of Queensland Goals: 1. Introduce the notion of the computational complexity of a problem, and define the major computational complexity classes.
More information