Digital Logic and Design (EEE-241) Lecture

Similar documents
COMBINATIONAL CIRCUITS

Combinational Logic Design

Combinational circuits

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Sistemas Digitais I LESI - 2º ano

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Gates, Circuits, and Boolean Algebra

CHAPTER 3 Boolean Algebra and Digital Logic

Understanding Logic Design

CSE140: Components and Design Techniques for Digital Systems

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Course Requirements & Evaluation Methods

Binary Adders: Half Adders and Full Adders

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Logic in Computer Science: Logic Gates

BINARY CODED DECIMAL: B.C.D.

Counters and Decoders

Copyright Peter R. Rony All rights reserved.

5 Combinatorial Components. 5.0 Full adder. Full subtractor

DEPARTMENT OF INFORMATION TECHNLOGY

Digital Electronics Detailed Outline

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

Lab 1: Study of Gates & Flip-flops

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Basic Logic Gates Richard E. Haskell

3.Basic Gate Combinations

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Let s put together a Manual Processor

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

LOGICOS SERIE Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Chapter 2 Logic Gates and Introduction to Computer Architecture

Two-level logic using NAND gates

Operating Manual Ver.1.1

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Standart TTL, Serie Art.Gruppe

ENGI 241 Experiment 5 Basic Logic Gates

ANALOG & DIGITAL ELECTRONICS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

EE360: Digital Design I Course Syllabus

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Module 3: Floyd, Digital Fundamental

Decimal Number (base 10) Binary Number (base 2)

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

BOOLEAN ALGEBRA & LOGIC GATES

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

2.0 Chapter Overview. 2.1 Boolean Algebra

Boolean Algebra Part 1

A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN

University of St. Thomas ENGR Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

Upon completion of unit 1.1, students will be able to

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

Content Map For Career & Technology

Two's Complement Adder/Subtractor Lab L03

Figure 8-1 Four Possible Results of Adding Two Bits

Adder.PPT(10/1/2009) 5.1. Lecture 13. Adder Circuits

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

The string of digits in the binary number system represents the quantity

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Systems I: Computer Organization and Architecture

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

EE 261 Introduction to Logic Circuits. Module #2 Number Systems

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

Simplifying Logic Circuits with Karnaugh Maps

Number and codes in digital systems

Lecture 4: Binary. CS442: Great Insights in Computer Science Michael L. Littman, Spring I-Before-E, Continued

CSE140 Homework #7 - Solution

Oct: 50 8 = 6 (r = 2) 6 8 = 0 (r = 6) Writing the remainders in reverse order we get: (50) 10 = (62) 8

Using Logic to Design Computer Components

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

Digital Systems. Syllabus 8/18/2010 1

Unit 3 Boolean Algebra (Continued)

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online

C H A P T E R. Logic Circuits

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Chapter 1: Digital Systems and Binary Numbers

DB19. 4-Bit Parallel Adder/ Subtractor. Digital Lab Experiment Board Ver. 1.0

Circuits and Boolean Expressions

Semiconduttori - C-MOS

ASYNCHRONOUS COUNTERS

Logic Reference Guide

Online Development of Digital Logic Design Course

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Lecture 8: Synchronous Digital Systems

COMPUTER SCIENCE. Paper 1 (THEORY)

Transcription:

Digital Logic and Design (EEE-241) Lecture Dr. M. G. Abbas Malik abbas.malik@ciitlahore.edu.pk edu Picture Source: http://www.vanoast.com/old-portfolio/digital-design-logo-one%5ba%5d.jpg

Previous lecture Introduction to design circuits with MSI and LSI Binary Adder BCD to Excess-3 BCD Converter BCD Adder Howe work: Magnitude Comparator 2

Decoder Discrete quantities of information are represented in a digital system with binary codes. A binary code of n-bits is capable of representing up to 2 n distinct elements of the coded information. A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2 n unique output lines. The decoder are called n-to-m line decoders where m 2 n 3

Decoder 2-to-4 Line Decoder x y D 0 D 1 D 2 D 3 D 3 = xy 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 x D 2 = xy 1 1 0 0 0 1 4 y D 1 = x y D 0 = x y Each output line D i corresponds to a minterm. Thus a decoder generates the 2 n minterms of n input variables.

Decoder 3-to-8 Line Decoder It can be used to build a binary to octal conversion circuit. 5 3-to-8 line decoder can be used in general to for decoding any 3-bit code to provide eight possible outputs, one for each code.

Decoder BCD-to-Decimal Decoder It is 4-to-10 decoder because BCD code contain 4 binary digits to code a decimal digit and there are 10 decimal digit. With 4-bit inputs we can represent 16 different codes, so the 6 combinations are Don t Care conditions during the design procedure. 6

Decoder BCD-to-Decimal Decoder Map of simplification wx\yz 00 01 11 10 00 D 0 D 1 D 3 D 2 01 D 4 D 5 D 7 D 6 11 X X X X 10 D 8 D 9 X X D 2 = x yz D 9 = wz 7

Decoder BCD-to-Decimal Decoder 8

Decoder Combinational Logic Implementation A decoder provides the 2 n minterms of n inputs. Any Boolean function can be expressed in sum of minterms (canonical form), one can use a decoder to generate the minterms and an external OR gate(s) to form the sum. A combinational circuit with n inputs and m outputs can be implemented with an n-to-2 n decoder and m OR gates. 9

Decoder Combinational Logic Implementation Example: Full-Adder S(x, y, z) = Σ(1, 2, 4, 7) C(x, y, z) = Σ(3, 5, 6, 7) x y 2 2 2 1 0 1 2 3 z 2 0 5 4 6 7 S C 10

Decoder with enable Some IC decoders are constructed with NAND gates. Since NAND gate produces the AND operation with an inverted output, it becomes more economical to generate the decoder minterms in their complemented form. Most, if not all, IC decoders include one or more enable inputs to control the circuit operation. 11

Decoder with enable Circuit diagram and Truth Table E x y D 0 D 1 D 2 D 3 1 X X 1 1 1 1 0 0 0 0 1 1 1 0 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1 1 1 1 1 0 12

Decoder with enable Block diagram 13

Decoder Demultiplexer A demultiplexer is a circuit that receives information on a single line and transmits this information on one of 2 n possible output lines. A decoder with an enable input can function as a demultiplexer. The selection of specific output line is controlled by the bit values of n selection lines. 14

Decoder Demultiplexer E is taken as a data input line Lines A and B are taken as the selection lines Exercise: Draw the circuit diagram for this 1-to-4 demultiplexer. 15

Decoder x y E 1-to-4 Demultiplexer: Circuit Diagram D 3 = xy D 2 = xy D 1 = x y D 0 = x y A decoder with an enable input is referred as a decoder/demultiplexer It is the enable input that t makes the circuit it a demultiplexer The decoder itself can use AND, OR, NAND or NOR gates. 16

Decoder Decoder circuits can be connected together to form a larger decoder circuit. 4-to-16 Decoder designed d with 2 3-to-8 decoders 17

Encoder 18 An encoder is a digital function that produces a reverse operation from that of a decoder. An encoder has 2 n (or m 2 n ) input lines and n output lines. The output lines generate the binary code for the 2 n input variables. 0 1 2 3 4 5 6 7 8-to-3 encoder 2 2 2 1 2 0

Encoder 8-to-3 Encoder 0 1 2 2 3 8-to-3 4 encoder 5 6 7 2 2 2 1 2 0 19

Encoder 8-to-3 Encoder Truth Table Inputs Outputs D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 x y z 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 20

Multiplexer Multiplexing means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2 n input lines and n selection lines whose bit combinations determine which input is selected. 21

Multiplexer 4-to-1 Multiplexer Input lines 0 1 2 3 4-to-1 Multiplexer Output lines Select lines 22

Multiplexer 8-to-1 Multiplexer Input lines 0 1 2 3 4 5 6 7 8-to-1 Multiplexer Output lines Select lines 23

Multiplexer Self Study How we can implement Boolean function using encoders and multiplexers? Chapter 5: Decoder, Encoders and Multiplexers l 24