INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE



Similar documents
Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

CHAPTER 3 Boolean Algebra and Digital Logic

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Digital Systems Design! Lecture 1 - Introduction!!

Chapter 2 Logic Gates and Introduction to Computer Architecture

Gates, Circuits, and Boolean Algebra

Analog/Digital Conversion. Analog Signals. Digital Signals. Analog vs. Digital. Interfacing a microprocessor-based system to the real world.

Let s put together a Manual Processor

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

Introduction to Digital System Design

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students

7a. System-on-chip design and prototyping platforms

Lecture N -1- PHYS Microcontrollers

Digital Electronics Detailed Outline

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

EXPERIMENT 8. Flip-Flops and Sequential Circuits

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Module-I Lecture-I Introduction to Digital VLSI Design Flow

Fundamentals of Digital Electronics

Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008

Conversion Between Analog and Digital Signals

SIM-PL: Software for teaching computer hardware at secondary schools in the Netherlands

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?

Modeling Registers and Counters

Understanding Logic Design

Chapter 6: From Digital-to-Analog and Back Again

A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online

2011, The McGraw-Hill Companies, Inc. Chapter 5

Computer System: User s View. Computer System Components: High Level View. Input. Output. Computer. Computer System: Motherboard Level

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

9/14/ :38

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Testing of Digital System-on- Chip (SoC)

Lecture 8: Synchronous Digital Systems

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Academic year: 2015/2016 Code: IES s ECTS credits: 6. Field of study: Electronics and Telecommunications Specialty: -

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer

Using Xilinx ISE for VHDL Based Design

The string of digits in the binary number system represents the quantity

Designing Digital Circuits a modern approach. Jonathan Turner

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: ext: Sequential Circuit

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Introduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division

Digital to Analog and Analog to Digital Conversion

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

Computer Organization and Components

Decimal Number (base 10) Binary Number (base 2)

SAMPLE CHAPTERS UNESCO EOLSS DIGITAL INSTRUMENTS. García J. and García D.F. University of Oviedo, Spain

Lecture 5: Gate Logic Logic Optimization

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Upon completion of unit 1.1, students will be able to

LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters

A First Course in Digital Design Using VHDL and Programmable Logic

Lab 1: Full Adder 0.0

RAM & ROM Based Digital Design. ECE 152A Winter 2012

What is a System on a Chip?

Memory Elements. Combinational logic cannot remember

6.025J Medical Device Design Lecture 3: Analog-to-Digital Conversion Prof. Joel L. Dawson

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Computer Organization

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

Chapter 10. Practical Database Design Methodology. The Role of Information Systems in Organizations. Practical Database Design Methodology

Serial Communications

Micro-Step Driving for Stepper Motors: A Case Study

Chapter 1: Digital Systems and Binary Numbers

Finite State Machine Design and VHDL Coding Techniques

VHDL GUIDELINES FOR SYNTHESIS

(Refer Slide Time: 02:39)

Example-driven Interconnect Synthesis for Heterogeneous Coarse-Grain Reconfigurable Logic

Using the HT46R46 I/O Ports to Implement Half-Duplex SPI Communication

Computer Science. General Education Students must complete the requirements shown in the General Education Requirements section of this catalog.

Design Cycle for Microprocessors

Interfacing Analog to Digital Data Converters

Ping Pong Game with Touch-screen. March 2012

ECE 3401 Lecture 7. Concurrent Statements & Sequential Statements (Process)

DAC Digital To Analog Converter

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Area 3: Analog and Digital Electronics. D.A. Johns

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

Digital Circuit Design

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

Digital Design with VHDL

Sistemas Digitais I LESI - 2º ano

Asynchronous counters, except for the first block, work independently from a system clock.

Systems I: Computer Organization and Architecture

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory.

Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit

EE360: Digital Design I Course Syllabus

Transcription:

INTRODUCTION TO DIGITAL SYSTEMS 1 DESCRIPTION AND DESIGN OF DIGITAL SYSTEMS FORMAL BASIS: SWITCHING ALGEBRA IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE COURSE EMPHASIS: CONCEPTS, ANALYSIS AND DESIGN Follow-on courses: Digital Lab Computer Architecture Computer Architecture Lab Digital Design - Advanced Topics

OVERVIEW 2 WHAT IS A DIGITAL SYSTEM? HOW IT DIFFERS FROM AN ANALOG SYSTEM? WHY ARE DIGITAL SYSTEMS IMPORTANT? BASIC TYPES OF DIGITAL SYSTEMS: COMBINATIONAL AND SEQUENTIAL SPECIFICATION AND IMPLEMENTATION OF DIGITAL SYSTEMS ANALYSIS AND DESIGN OF DIGITAL SYSTEMS DESIGN PROCESS AND CAD TOOLS

WHAT IS DIGITAL 3 DIGITAL SYSTEMS inputs and outputs: finite number of discrete values ANALOG SYSTEMS inputs and output values from a continuous (infinite) set Example: digital vs. analog scale for measuring weights MAIN USE OF DIGITAL SYSTEMS: INFORMATION PROCESSING (text, audio, visual, video) TRANSMISSION (communication) STORAGE

SYSTEM AND SIGNALS 4 x,z x S z z(t) x(t) (a) (b) t x,z 7 6 5 4 3 2 1 z(t) x(t) t 0 1 2 3 4 5 6 7 x(t) z(t) 2 3 2 5 4 5 3 3 5 4 7 7 6 6 2 4 0 1 2 3 4 5 6 7 (c) t (d) Figure 1.1: System S: a) Block diagram. b) Analog I/O signals. c) Digital I/O signals. d) I/O sequence pair.

WHY DIGITAL 5 1. FOR BOTH NUMERICAL AND NONNUMERICAL INFORMATION PROCESSING 2. INFORMATION PROCESSING CAN USE A GENERAL-PURPOSE SYSTEM (a computer) 3. DIGITAL REPRESENTATION: vector of signals with just two values (binary signals) Example: digit 0 1 2 3 4 5 6 7 8 9 vector 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 All signals binary Simple devices to process binary signals: (SWITCHES with two STATES: open and closed).

WHY DIGITAL (cont.) 6 4. DIGITAL SIGNALS INSENSITIVE TO VARIATIONS OF COMPONENT PA- RAMETER VALUES Signal Value 2 1 0 Time Figure 1.2: Separation of digital signal values.

WHY DIGITAL (cont.) 7 5. Numerical digital systems can be made MORE ACCURATE by simply increasing the number of digits used in the representation. 6. PHENOMENAL ADVANCES OF MICROELECTRONICS TECHNOLOGY: Possible to fabricate extremely complex digital systems, which are small, fast, and cheap Digital systems built as integrated circuits composed of a large number of very simple devices

WHY DIGITAL (cont.) 8 7. DIFFERENT IMPLEMENTATIONS OF SYSTEMS WHICH TRADE-OFF SPEED AND AMOUNT OF HARDWARE (COST) Example: add two integers represented by six decimal digits X 5 X 4 X 3 X 2 X 1 X 0 Y 5 Y 4 Y 3 Y 2 Y 1 Y 0 X 5 X 4 X 3 X 2 X 1 X 0 Y 5 Y 4 Y 3 Y 2 Y 1 Y 0 6-Digit Adder One-Digit Adder (carry storage inside) Z 5 Z 4 Z 3 Z 2 Z 1 Z 0 (a) Z 5 Z 4 Z 3 Z 2 Z 1 Z 0 (b) Figure 1.3: Six-digit adder: a) Parallel implementation. b) Serial implementation.

SUMMARY 9 DIGITAL REPRESENTATION AND PROCESSING METHODS WIDELY USED EXTRAORDINARY PROGRESS IN DIGITAL TECHNOLOGY AND USE INDISPENSABLE IN MODERN SOCIETY NEW APPLICATIONS FUELED BY THE DEVELOPMENT OF COMPUTER TECHNOLOGY KNOWLEDGE ABOUT THE DESIGN AND USE OF DIGITAL SYSTEMS REQUIRED IN A LARGE VARIETY OF HUMAN ACTIVITIES

MIXED ANALOG/DIGITAL SYSTEMS 10 Microphone Speaker Analog-to-Digital Converter ADC Signal Processing & Storage Digital-to-Analog Converter DAC... 110110 110111 010110 101101...... 011000 110101 110101 101101... Analog signal (not too good) Digital signals (a) (Much better analog signal) Signal value Analog Digital 11 10 01 00 Time Sequence of digital signals 00 01 01 10 01 11 11 11 11 10 01 (b) Figure 1.4: a) A system with analog and digital signals. b) Analog-to-digital conversion.

COMBINATIONAL AND SEQUENTIAL SYSTEMS 11 DIGITAL SYSTEMS - TWO CLASSES: COMBINATIONAL SYSTEMS z(t) = F (x(t)) no memory, the output does not depend on previous inputs SEQUENTIAL SYSTEMS z(t) = F (x(0, t)) x(0, t): input sequence from time 0 to time t z(t) depends also on previous inputs - the system has MEMORY

COMBINATIONAL AND SEQUENTIAL SYSTEMS (cont.) 12 x z x z t Time t Time (a) (b) Figure 1.5: Input-output functions for: a) Combinational system; b) Sequential system.

EXAMPLE 1.1: SEQUENTIAL SYSTEM 13 INPUT x with VALUES 0,1, or 2 OUTPUT z with VALUES 0 or 1 FUNCTION: z(t) = AN INPUT-OUTPUT PAIR: 1 if (x(0), x(1),..., x(t)) has even 2 s and odd 1 s 0 otherwise t 0 1 2 3 4 5 6 7 8 9 10 11 x 1 2 2 0 1 2 0 0 0 2 1 1 z 1 0 1 1 0 0 0 0 0 0 1 0

EXAMPLE 1.2: COMBINATIONAL SYSTEM 14 INPUT x(t) with values from the set of letters (upper and lower case) INPUT y(t) with values 0 and 1 FUNCTION: change x(t) to opposite case when y(t) = 1 leave it unchanged when y(t) = 0 AN INPUT-OUTPUT PAIR: t 0 1 2 3 4 5 6 x E X A M P L E y 0 1 0 0 0 1 0 z E x A M P l E

SPECIFICATION AND IMPLEMENTATION. ANALYSIS AND DESIGN. 15 Specification (Function and other characteristics) Analysis Design Implementation (Network of modules) Figure 1.6: Relationship among system specification and implementation.

SPECIFICATION AND IMPLEMENTATION (cont.) 16 SPECIFICATION of a system describes its function. Objective: to use the system as a component in more complex systems; and to serve as the basis for the implementation of the system by a network of simpler components.

SPECIFICATION LEVELS 17 HIGH-LEVEL BINARY-LEVEL ALGORITHMIC-LEVEL Spec. of combinational systems: Chapter 2 Spec. of sequential systems: Chapter 7 Spec. of algorithmic systems: Chapter 13

IMPLEMENTATION 18 As a DIGITAL NETWORK interconnection of modules SEVERAL LEVELS depending on the complexity of the primitive modules from very simple gates to complex processors Need for HIERARCHICAL IMPLEMENTATION PHYSICAL LEVEL: interconnection of electronic elements such as transistors, resistors, and so on (Chapter 3). IMPLEMENTATION OF COMBINATIONAL SYSTEMS at the gate level: Chapters 5 and 6 at the module level: Chapters 9, 10, and 12 IMPLEMENTATION OF SEQUENTIAL SYSTEMS elementary: Chapter 8 more complex: Chapters 11 and 12 IMPLEMENTATION OF ALGORITHMIC SYSTEMS: Chapters 13-15

19 Level: System Top level Modules Gates and flip-flops Transistors A B C D Bottom level A B C D (a) (b) Figure 1.7: Hierarchical implementation: a) Top-down approach. b) Bottom-up approach.

STRUCTURED ANALYSIS AND DESIGN 20 ANALYSIS: * get specification from an implementation DESIGN: * obtain an implementation that satisfies the specification Use of MULTILEVEL APPROACH necessary The TOP-DOWN and BOTTOM-UP approaches A combination of the two approaches

LEVELS OF AN IMPLEMENTATION: MODULE, LOGICAL, PHYSICAL 21 Example: Z(t) = t i=0 X(i) Module level Logical (gate and flip-flop) level Input X(i) Clock Flip-Flop Clock clk xin Registers RX RY Gates xreg yreg Adder ADD addout z Output Z (b) (a) +5V Physical (transistor) level (c) Transistor Figure 1.8: Digital system: a) module level; b) logical level; and c) physical level.

COMPUTER-AIDED DESIGN TOOLS 22 Design of digital systems an involved and laborious process Various computer-aided design (CAD) tools available Main types of CAD tools support the main phases of digital design: (i) description (specification), (ii) design (synthesis) including various optimizations to reduce cost and improve performance, and (iii) checking of the design with respect to its specification. The design phases typically require several passes

CAD (cont.) 23 DESCRIPTION of digital systems for design purposes At a high-level, use hardware-description language (HDL) At the binary level, use HDLs to describe the system structure Editors used to produce HDL programs Graphical forms - logic diagrams also used for structure

µvhdl description 24 USE WORK.ALL; ENTITY sample_system IS PORT (xin: IN BIT_VECTOR; z : OUT BIT_VECTOR; clk: IN BIT ); END sample_system; ARCHITECTURE structural OF sample_system IS SIGNAL xreg, yreg, addout: BIT_VECTOR(7 DOWNTO 0); BEGIN RX: ENTITY BitReg8 PORT MAP(xin,xreg,clk); RY: ENTITY BitReg8 PORT MAP(addout,yreg,clk); ADD: ENTITY Adder PORT MAP(xreg,yreg,addout); z <= addout; END structural; Figure 1.9: µvhdl-based description of a system.

CAD (cont.) 25 SYNTHESIS AND OPTIMIZATION Semi-automated SIMULATION tools generate behavior of a system for given input Logic simulation Timing simulation