Semiconductor doping. Si solar Cell
|
|
|
- Theodora Shields
- 9 years ago
- Views:
Transcription
1 Semiconductor doping Si solar Cell Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion implantation Metallization - Materials deposition, PVD, CVD
2 What s a metal, a semiconductor? IV How do we dope a semiconductor
3 Electrons and holes Conduction Band E D E c E A Valence Band E v
4 Sheet Resistance, what is it? What is the Resistance of this bar of material with resistivity ρ? W R = ρ L/Wt L We can rearrange to get a film dependent quantity called the Sheet Resistance R s = ρ/t =R / (L/W) Notice L/W is unit less, but gives us the number of squares in the length of the bar. The units of R s are ohms, but they are often given as Ω /. t
5 Sheet Resistance - Four Point Probe If Probe spacing is: Larger than film thickness Smaller than distance to edge of film Probe points are small Using a four point approach is a standard technique for eliminating the effects of contact resistance R s =4.53 V/I and ρ=r s t where t is thickness
6 How do we get the doping? R s and t give us ρ, which gives us doping (but we must know t)
7 Another way to get doping - from C-V of a diode Formation of a p-n junction Formation of a Schottky junction
8 1/C 2 vs V C -2 Slope gives carrier Concentration Assumes an abrupt junction - Schottky, p + n or n + p x-intercept give V v bi What if the line isn t straight?
9 How about the thickness of our Oxide? Again, C = εa/w, so we should have another way to measure W. In practice, we must be careful about what C we use. Corresponds to oxide thickness What about trapped charge?
10 Inversion in an MOS structure accumulation (negative bias) no bias inversion (positive bias)
11 What about I-V Characteristics? Forward biased pn junction: Probability that carriers are over the barrier is like a Boltzmann factor But, there is also an electric field pushing carriers back so at V = 0 there should be no current. We can write this in a simpler form as: What about when light is shining on the device? Note, there is a sign difference with respect to the capacitance analysis
12 How can we tell the carrier type Thermovoltage V Hot Probe e e e e e e e e Hall Effect carrier type mobility sheet concentration
13 Other methods of getting at the carriers SIMS RBS Rutherford Backscattering Polaron profiler Spreading Resistance...
14 Doping - reminder Goal of Doping: Substitution of atoms with excess or deficiency of valence electrons e.g. B or P substituting for Si Diffusion doping (in fact most doping) is typically done in two steps: (Almost all doping is now ion implantation) Predeposition - Use a source to create the desired dose Drive in - Source at surface removed, additional diffusion to get desired distribution (in ion implantation the anneal also removes damage and activates the dopant).
15 Generic Predeposition Process Deliver Dopants to Partially Masked Substrates Diffusion (Hot) Ion Implantation (Cold) Structure: Dopants Mask: Oxide, Nitride, Photoresist Silicon
16 Dopant delivery Options for Diffusion Gas Source: C B δ Nasty Gases: AsH 3, PH 3, B 2 H 6 Very similar to Deal Grove Oxidation C s x j C o Liquid Source: SOG: Spin-On Glass Doped SiO 2 dissolved in solvents Apply exactly like Photoresist C i Solid Source: Glass Discs (B 2 O 3, P 2 O 5 ) Close-space Sublimation Vapors sublime/diffuse/react Which is Best?
17 Drive-in - estimating the profile Fick s law - You need the PDE, but you also need the boundary conditions! C(z,0) = 0, Z 0 dc(0,t)/dz = 0 C(,t) = 0 0 C(z,t)dz = Q T Solution: C(z, t) = 2 -z Q T 4Dt πdt = constant e We can model the drive in step from our homework, here after a P predep with p8545 we had a sheet resistance of 12Ω/ and depth of 1.1µm. This gave a carrier concentration of 5x10 19 / cm 3 and a surface concentration of 5.5x10 15 /cm 2 Characteristic Length Scale - Diffusion Length
18 What about the diffusion Coefficient? Use first three terms in Fair s vacancy model. D = D o + n n i D + n n i 2 D 2 I told you to assume n~n i ~10 19 /cm 3 Is this reasonable? From Campbell table 3.2 (1100C=1373K) D o = 3.9cm 2 /s e -(3.66/k1373) = 1.43 x cm 2 /s D - = 4.4cm 2 /s e -(4.0/k1373) = 9.13 x cm 2 /s D 2- = 44cm 2 /s e -(4.37/k1373) = 4.00 x cm 2 /s D = 1.56 x cm 2 /s
19 Simulations Suprem-IV is a process simulation tool developed at Stanford University
20 nanohub TCAD tools
21 Suprem simulation of boron predep and drive-in Boron Diffusion Log10(Boron) Depth in microns Boron Predep 1100C 30 min. Boron drivein 1100C 30 min. Boron drivein 1100C 60 min. Boron drivein 1100C 60 min 200 angstrom oxide cap Boron predep in gas at 5 x /cm 3 concentration followed by drive-ins. Effect of oxide cap on profile near the surface Boron Diffusion Why 5x10 20 /cm 3? 1) Damage threshold 2) Solubility limit 3) B partial pressure 1) Dimensional argument Log10(Boron) Depth in microns
22 Solid Solubility, what is it? 1100C 5x10 20 /cm 3
23 Oxide is an effective anti-diffusion barrier for Si VLSI? 1) For boron but not for phosphorus 2) For phosphorus but not for boron 3) It works well for both 4) It depends
24 Final Topic on Diffusion: Oxide How fast do dopants diffuse through oxide? Diffusivity important, Solubility important Consider D o of Boron Si prefactor 0.37cm 2 /s Activation Energy 3.46eV SiO 2 prefactor cm 2 /s Activation Energy 3.53eV Now D o of Phosphorous Si prefactor 3.9 cm 2 /s Activation Energy 3.66eV SiO 2 prefactor 0.19 cm 2 /s Activation Energy 4.03eV Oxide is often used as a diffusion mask- how thick does it need to be? Oxide is used for isolation - does it isolate? What is the thermal load? Oxide is also a gate dielectric with heavily B doped polysilicon gates - diffusion through gate is an issue M Metal O S Oxide Silicon Doped polysilicon
25 Suprem-IV Wet Oxide then Diffusion Oxide antidiffusion barrier 20 Log10(Boron) min wet O2 at 1000C, 30 min boron predep at 1100C 30 minute boron predep at 1100C 0 Effect of oxide cap on profile near the surface Depth in microns Substrate is P doped at 1 x /cm 3, Wet oxide growth at atmospheric pressure for 60 minutes at 1000C, Boron predep from 30 minutes at 1100C in gas with a concentration of 5 x /cc.
26 Simulation of predep and drive-in to find junction depth 1000 C P predep in p-type wafer doped at 1x10 17 /cm C drive in. How long to get a 4.0µm deep junction?
Graduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.
CMOS Processing Technology Silicon: a semiconductor with resistance between that of conductor and an insulator. Conductivity of silicon can be changed several orders of magnitude by introducing impurity
Introduction to VLSI Fabrication Technologies. Emanuele Baravelli
Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation
ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication
ELEC 3908, Physical Electronics, Lecture 15 Lecture Outline Now move on to bipolar junction transistor (BJT) Strategy for next few lectures similar to diode: structure and processing, basic operation,
CONTENTS. Preface. 1.1.2. Energy bands of a crystal (intuitive approach)
CONTENTS Preface. Energy Band Theory.. Electron in a crystal... Two examples of electron behavior... Free electron...2. The particle-in-a-box approach..2. Energy bands of a crystal (intuitive approach)..3.
AN900 APPLICATION NOTE
AN900 APPLICATION NOTE INTRODUCTION TO SEMICONDUCTOR TECHNOLOGY INTRODUCTION by Microcontroller Division Applications An integrated circuit is a small but sophisticated device implementing several electronic
How To Implant Anneal Ion Beam
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING MEMS Ion Implant Dr. Lynn Fuller webpage: http://people.rit.edu/lffeee Electrical and Microelectronic Engineering Rochester Institute of Technology
Lezioni di Tecnologie e Materiali per l Elettronica
Lezioni di Tecnologie e Materiali per l Elettronica Danilo Manstretta [email protected] microlab.unipv.it Outline Passive components Resistors Capacitors Inductors Printed circuits technologies
Sheet Resistance = R (L/W) = R N ------------------ L
Sheet Resistance Rewrite the resistance equation to separate (L / W), the length-to-width ratio... which is the number of squares N from R, the sheet resistance = (σ n t) - R L = -----------------------
Advanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
MOS (metal-oxidesemiconductor) 李 2003/12/19
MOS (metal-oxidesemiconductor) 李 2003/12/19 Outline Structure Ideal MOS The surface depletion region Ideal MOS curves The SiO 2 -Si MOS diode (real case) Structure A basic MOS consisting of three layers.
Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between
Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Other layers below one being etch Masking
Semiconductors, diodes, transistors
Semiconductors, diodes, transistors (Horst Wahl, QuarkNet presentation, June 2001) Electrical conductivity! Energy bands in solids! Band structure and conductivity Semiconductors! Intrinsic semiconductors!
Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory
Grad Student Presentation Topics 1. Baranowski, Lauryn L. AFM nano-oxidation lithography 2. Braid, Jennifer L. Extreme UV lithography 3. Garlick, Jonathan P. 4. Lochner, Robert E. 5. Martinez, Aaron D.
The MOSFET Transistor
The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls
Solar Photovoltaic (PV) Cells
Solar Photovoltaic (PV) Cells A supplement topic to: Mi ti l S Micro-optical Sensors - A MEMS for electric power generation Science of Silicon PV Cells Scientific base for solar PV electric power generation
Solid State Detectors = Semi-Conductor based Detectors
Solid State Detectors = Semi-Conductor based Detectors Materials and their properties Energy bands and electronic structure Charge transport and conductivity Boundaries: the p-n junction Charge collection
INTRODUCTION TO ION IMPLANTATION Dr. Lynn Fuller, Dr. Renan Turkman Dr Robert Pearson
Ion Implantation ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING INTRODUCTION TO ION IMPLANTATION Dr. Lynn Fuller, Dr. Renan Turkman Dr Robert Pearson Webpage: http://people.rit.edu/lffeee
Chapter 5. Second Edition ( 2001 McGraw-Hill) 5.6 Doped GaAs. Solution
Chapter 5 5.6 Doped GaAs Consider the GaAs crystal at 300 K. a. Calculate the intrinsic conductivity and resistivity. Second Edition ( 2001 McGraw-Hill) b. In a sample containing only 10 15 cm -3 ionized
The Physics of Energy sources Renewable sources of energy. Solar Energy
The Physics of Energy sources Renewable sources of energy Solar Energy B. Maffei [email protected] Renewable sources 1 Solar power! There are basically two ways of using directly the radiative
Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE 6450 - Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1 LECTURE 030 - DEEP SUBMICRON (DSM) CMOS TECHNOLOGY LECTURE ORGANIZATION Outline Characteristics of a deep submicron CMOS technology Typical deep submicron
Fabrication and Manufacturing (Basics) Batch processes
Fabrication and Manufacturing (Basics) Batch processes Fabrication time independent of design complexity Standard process Customization by masks Each mask defines geometry on one layer Lower-level masks
Chapter 11 PVD and Metallization
Chapter 11 PVD and Metallization 2006/5/23 1 Metallization Processes that deposit metal thin film on wafer surface. 2006/5/23 2 1 Metallization Definition Applications PVD vs. CVD Methods Vacuum Metals
Chapter 5: Diffusion. 5.1 Steady-State Diffusion
: Diffusion Diffusion: the movement of particles in a solid from an area of high concentration to an area of low concentration, resulting in the uniform distribution of the substance Diffusion is process
Damage-free, All-dry Via Etch Resist and Residue Removal Processes
Damage-free, All-dry Via Etch Resist and Residue Removal Processes Nirmal Chaudhary Siemens Components East Fishkill, 1580 Route 52, Bldg. 630-1, Hopewell Junction, NY 12533 Tel: (914)892-9053, Fax: (914)892-9068
Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting
Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting 3G Solar Technologies Multidisciplinary Workshop MRS Spring Meeting San Francisco, CA, 5 April 2010 Michael P.
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor
CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor Study the characteristics of energy bands as a function of applied voltage in the metal oxide semiconductor structure known
3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1
3. Diodes and Diode Circuits 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1 3.1 Diode Characteristics Small-Signal Diodes Diode: a semiconductor device, which conduct the current
Implementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
The MOS Transistor in Weak Inversion
MOFE Operation in eak and Moderate nversion he MO ransistor in eak nversion n this section we will lore the behavior of the MO transistor in the subthreshold regime where the channel is weakly inverted.
Sample Exercise 12.1 Calculating Packing Efficiency
Sample Exercise 12.1 Calculating Packing Efficiency It is not possible to pack spheres together without leaving some void spaces between the spheres. Packing efficiency is the fraction of space in a crystal
Solid-State Physics: The Theory of Semiconductors (Ch. 10.6-10.8) SteveSekula, 30 March 2010 (created 29 March 2010)
Modern Physics (PHY 3305) Lecture Notes Modern Physics (PHY 3305) Lecture Notes Solid-State Physics: The Theory of Semiconductors (Ch. 10.6-10.8) SteveSekula, 30 March 2010 (created 29 March 2010) Review
Coating Technology: Evaporation Vs Sputtering
Satisloh Italy S.r.l. Coating Technology: Evaporation Vs Sputtering Gianni Monaco, PhD R&D project manager, Satisloh Italy 04.04.2016 V1 The aim of this document is to provide basic technical information
Module 7 Wet and Dry Etching. Class Notes
Module 7 Wet and Dry Etching Class Notes 1. Introduction Etching techniques are commonly used in the fabrication processes of semiconductor devices to remove selected layers for the purposes of pattern
Characteristic curves of a solar cell
Related Topics Semi-conductor, p-n junction, energy-band diagram, Fermi characteristic energy level, diffusion potential, internal resistance, efficiency, photo-conductive effect, acceptors, donors, valence
Process simulation. Maria Concetta Allia
simulation Athena overview Athena is a process simulator that provides general capabilities for numerical, physically-based, two-dimensional simulation of processes used in semiconductor industry (ion
A Plasma Doping Process for 3D FinFET Source/ Drain Extensions
A Plasma Doping Process for 3D FinFET Source/ Drain Extensions JTG 2014 Cuiyang Wang*, Shan Tang, Harold Persing, Bingxi Wood, Helen Maynard, Siamak Salimian, and Adam Brand [email protected] Varian
Types of Epitaxy. Homoepitaxy. Heteroepitaxy
Epitaxy Epitaxial Growth Epitaxy means the growth of a single crystal film on top of a crystalline substrate. For most thin film applications (hard and soft coatings, optical coatings, protective coatings)
Results Overview Wafer Edge Film Removal using Laser
Results Overview Wafer Edge Film Removal using Laser LEC- 300: Laser Edge Cleaning Process Apex Beam Top Beam Exhaust Flow Top Beam Scanning Top & Top Bevel Apex Beam Scanning Top Bevel, Apex, & Bo+om
Project 2B Building a Solar Cell (2): Solar Cell Performance
April. 15, 2010 Due April. 29, 2010 Project 2B Building a Solar Cell (2): Solar Cell Performance Objective: In this project we are going to experimentally measure the I-V characteristics, energy conversion
Photovoltaics photo volt Photovoltaic Cells Crystalline Silicon Cells Photovoltaic Systems
1 Photovoltaics Photovoltaic (PV) materials and devices convert sunlight into electrical energy, and PV cells are commonly known as solar cells. Photovoltaics can literally be translated as light-electricity.
Silicon-On-Glass MEMS. Design. Handbook
Silicon-On-Glass MEMS Design Handbook A Process Module for a Multi-User Service Program A Michigan Nanofabrication Facility process at the University of Michigan March 2007 TABLE OF CONTENTS Chapter 1...
LAB IV. SILICON DIODE CHARACTERISTICS
LAB IV. SILICON DIODE CHARACTERISTICS 1. OBJECTIVE In this lab you are to measure I-V characteristics of rectifier and Zener diodes in both forward and reverse-bias mode, as well as learn to recognize
Dry Etching and Reactive Ion Etching (RIE)
Dry Etching and Reactive Ion Etching (RIE) MEMS 5611 Feb 19 th 2013 Shengkui Gao Contents refer slides from UC Berkeley, Georgia Tech., KU, etc. (see reference) 1 Contents Etching and its terminologies
Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.
Fe Particles Metallic contaminants Organic contaminants Surface roughness Au Particles SiO 2 or other thin films Contamination Na Cu Photoresist Interconnect Metal N, P Damages: Oxide breakdown, metal
VLSI Fabrication Process
VLSI Fabrication Process Om prakash 5 th sem ASCT, Bhopal [email protected] Manisha Kumari 5 th sem ASCT, Bhopal [email protected] Abstract VLSI stands for "Very Large Scale Integration". This
Winbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
Resistivity. V A = R = L ρ (1)
Resistivity Electric resistance R of a conductor depends on its size and shape as well as on the conducting material. The size- and shape-dependence was discovered by Georg Simon Ohm and is often treated
Theory of Transistors and Other Semiconductor Devices
Theory of Transistors and Other Semiconductor Devices 1. SEMICONDUCTORS 1.1. Metals and insulators 1.1.1. Conduction in metals Metals are filled with electrons. Many of these, typically one or two per
Fabrication and Characterization of Schottky Diode
Fabrication and Characterization of Schottky Diode Arnab Dhabal Acknowledgements I would like to express my greatest gratitude to the people who have helped and supported me in this project. I wish to
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Lynne Michaelson, Krystal Munoz, Jonathan C. Wang, Y.A. Xi*, Tom Tyson, Anthony Gallegos Technic Inc.,
Crystalline solids. A solid crystal consists of different atoms arranged in a periodic structure.
Crystalline solids A solid crystal consists of different atoms arranged in a periodic structure. Crystals can be formed via various bonding mechanisms: Ionic bonding Covalent bonding Metallic bonding Van
Silicon Dioxide Layer Key to High Efficiency Crystalline Solar Cells
11760 Sorrento Valley Road, Suite E San Diego, CA 92121 858.259.1220 / 858.259.0123 fax www.rasirc.com Silicon Dioxide Layer Key to High Efficiency Crystalline Solar Cells Wet Thermal Oxide Films enable
FEATURE ARTICLE. Figure 1: Current vs. Forward Voltage Curves for Silicon Schottky Diodes with High, Medium, Low and ZBD Barrier Heights
PAGE 1 FEBRUARY 2009 Schottky Diodes by Rick Cory, Skyworks Solutions, Inc. Introduction Schottky diodes have been used for several decades as the key elements in frequency mixer and RF power detector
Deposition Overview for Microsytems
Deposition Overview for Microsytems Deposition PK Activity Terminology Participant Guide www.scme-nm.org Deposition Overview for Microsystems Primary Knowledge Participant Guide Description and Estimated
FUNDAMENTAL PROPERTIES OF SOLAR CELLS
FUNDAMENTAL PROPERTIES OF SOLAR CELLS January 31, 2012 The University of Toledo, Department of Physics and Astronomy SSARE, PVIC Principles and Varieties of Solar Energy (PHYS 4400) and Fundamentals of
High Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures
High Open Circuit Voltage of MQW Amorphous Silicon Photovoltaic Structures ARGYRIOS C. VARONIDES Physics and EE Department University of Scranton 800 Linden Street, Scranton PA, 18510 United States Abstract:
Fabrication of PN-Junction Diode by IC- Fabrication process
Fabrication of PN-Junction Diode by IC- Fabrication process Shailesh siddha 1, Yashika Chander Pareek 2 M.Tech, Dept of Electronics & Communication Engineering, SGVU, Jaipur, Rajasthan, India 1 PG Student,
Defect Engineering in Semiconductors
Defect Engineering in Semiconductors Silicon Technology: problems of ultra large-scale l integration i Gettering in silicon Defect engineering in HgCdTe Near-surface defects in GaAs after diamond saw-cutting
High power picosecond lasers enable higher efficiency solar cells.
White Paper High power picosecond lasers enable higher efficiency solar cells. The combination of high peak power and short wavelength of the latest industrial grade Talisker laser enables higher efficiency
BJT Ebers-Moll Model and SPICE MOSFET model
Department of Electrical and Electronic Engineering mperial College London EE 2.3: Semiconductor Modelling in SPCE Course homepage: http://www.imperial.ac.uk/people/paul.mitcheson/teaching BJT Ebers-Moll
OLED display. Ying Cao
OLED display Ying Cao Outline OLED basics OLED display A novel method of fabrication of flexible OLED display Potentials of OLED Suitable for thin, lightweight, printable displays Broad color range Good
MOS Capacitor CHAPTER OBJECTIVES
Hu_ch05v3.fm Page 157 Friday, February 13, 2009 2:38 PM 5 MOS Capacitor CHAPTER OBJECTIVES This chapter builds a deep understanding of the modern MOS (metal oxide semiconductor) structures. The key topics
Laboratory #3 Guide: Optical and Electrical Properties of Transparent Conductors -- September 23, 2014
Laboratory #3 Guide: Optical and Electrical Properties of Transparent Conductors -- September 23, 2014 Introduction Following our previous lab exercises, you now have the skills and understanding to control
III. Wet and Dry Etching
III. Wet and Dry Etching Method Environment and Equipment Advantage Disadvantage Directionality Wet Chemical Solutions Atmosphere, Bath 1) Low cost, easy to implement 2) High etching rate 3) Good selectivity
SiC activities at Linköping University
SiC activities at Linköping University A. Henry and E. Janzén SiC : Prof. Erik Janzen growth (bulk and epi) defect and characterisation Nitride : Prof. Bo Monemar growth optical characterisation Electronic
Wafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4
Wafer Manufacturing Reading Assignments: Plummer, Chap 3.1~3.4 1 Periodic Table Roman letters give valence of the Elements 2 Why Silicon? First transistor, Shockley, Bardeen, Brattain1947 Made by Germanium
Understanding the p-n Junction by Dr. Alistair Sproul Senior Lecturer in Photovoltaics The Key Centre for Photovoltaic Engineering, UNSW
Understanding the p-n Junction by Dr. Alistair Sproul Senior Lecturer in Photovoltaics The Key Centre for Photovoltaic Engineering, UNSW The p-n junction is the fundamental building block of the electronic
Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors
Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors Engineering Practical Jeffrey Frederick Gold Fitzwilliam College University of Cambridge Lent 1997 FABRCATON AND CHARACTERZATON
ELECTRICAL CONDUCTION
Chapter 12: Electrical Properties Learning Objectives... How are electrical conductance and resistance characterized? What are the physical phenomena that distinguish conductors, semiconductors, and insulators?
EE 332 Photovoltaic Cell Design Iowa State University Electrical and Computer Engineering Dept
EE 332 Photovoltaic Cell Design Iowa State University Electrical and Computer Engineering Dept Authors: Bai Rui, Senior Electrical Engineering Cui Qiaoya, Senior Electrical Engineering Chris Krantz, Senior
Figure 10.1. Process flow from starting material to polished wafer.
Figure 10.1. Process flow from starting material to polished wafer. 1/11/003 Ettore Vittone- Fisica dei Semiconduttori - Lectio XI 1 Starting material: silicon dioxide (SiO ): pure form of sand (quartzite)
Etching and Pattern Transfer (1) OUTLINE. 6.152J / 3.155J -- Spring Term 2005 Lecture 12 - Etch and Pattern Transfer I (Wet Etch) 1.
6.15JST05.Lecture1-1 1 Etching and Pattern Transer (1) OUTLINE Basic Concepts o Etching Wet Etching Speciic Wet Etches Silicon Silicon Dioxide Aluminum Dry (Plasma) Etch eview o Plasmas eading Assignment:
Application Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY)
FREQUENY LINEAR TUNING VARATORS FREQUENY LINEAR TUNING VARATORS For several decades variable capacitance diodes (varactors) have been used as tuning capacitors in high frequency circuits. Most of these
Lecture 15 - application of solid state materials solar cells and photovoltaics. Copying Nature... Anoxygenic photosynthesis in purple bacteria
Lecture 15 - application of solid state materials solar cells and photovoltaics. Copying Nature... Anoxygenic photosynthesis in purple bacteria Simple example, but still complicated... Photosynthesis is
Spectroscopic Ellipsometry:
Spectroscopic : What it is, what it will do, and what it won t do by Harland G. Tompkins Introduction Fundamentals Anatomy of an ellipsometric spectrum Analysis of an ellipsometric spectrum What you can
Chapter 10 CVD and Dielectric Thin Film
Chapter 10 CVD and Dielectric Thin Film 2006/5/23 1 Objectives Identify at least four CVD applications Describe CVD process sequence List the two deposition regimes and describe their relation to temperature
ENEE 313, Spr 09 Midterm II Solution
ENEE 313, Spr 09 Midterm II Solution PART I DRIFT AND DIFFUSION, 30 pts 1. We have a silicon sample with non-uniform doping. The sample is 200 µm long: In the figure, L = 200 µm= 0.02 cm. At the x = 0
Department of Physics http://www.uio.no/studier/emner/matnat/fys/fys2210/h08/ http://www.fys.uio.no/studier/kurs/fys2210/ Halvlederkomponenter
FYS 2210 H-08 Department of Physics http://www.uio.no/studier/emner/matnat/fys/fys2210/h08/ http://www.fys.uio.no/studier/kurs/fys2210/ Halvlederkomponenter LAB COMPENDIUM SCHOTTKY DIODE N-MOSFET V. Bobal
Peltier Application Note
Peltier Application Note Early 19th century scientists, Thomas Seebeck and Jean Peltier, first discovered the phenomena that are the basis for today s thermoelectric industry. Seebeck found that if you
Thin Is In, But Not Too Thin!
Thin Is In, But Not Too Thin! K.V. Ravi Crystal Solar, Inc. Abstract The trade-off between thick (~170 microns) silicon-based PV and thin (a few microns) film non-silicon and amorphous silicon PV is addressed
Study of tungsten oxidation in O 2 /H 2 /N 2 downstream plasma
Study of tungsten oxidation in O 2 /H 2 /N 2 downstream plasma Songlin Xu a and Li Diao Mattson Technology, Inc., Fremont, California 94538 Received 17 September 2007; accepted 21 February 2008; published
Chapter Outline. Diffusion - how do atoms move through solids?
Chapter Outline iffusion - how do atoms move through solids? iffusion mechanisms Vacancy diffusion Interstitial diffusion Impurities The mathematics of diffusion Steady-state diffusion (Fick s first law)
MICROPOSIT LOL 1000 AND 2000 LIFTOFF LAYERS For Microlithography Applications
Technical Data Sheet MICROPOSIT LOL 1000 AND 2000 LIFTOFF LAYERS For Microlithography Applications Regional Product Availability Description Advantages North America Europe, Middle East and Africa Latin
Radiation Enhanced Diffusion of Nickel in Silicon Diodes
Radiation Enhanced Diffusion of Nickel in Silicon Diodes J. Vobecký, P. Hazdra, V. Záhlava, ISPS, August 2012, Prague, Czech Republic Copyright [2012] IEEE. Reprinted from the Internacional Seminar on
Chapter 10 Liquids & Solids
1 Chapter 10 Liquids & Solids * 10.1 Polar Covalent Bonds & Dipole Moments - van der Waals constant for water (a = 5.28 L 2 atm/mol 2 ) vs O 2 (a = 1.36 L 2 atm/mol 2 ) -- water is polar (draw diagram)
Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination
Vol. 31, No. 7 Journal of Semiconductors July 2010 Characteristics of blocking voltage for power 4H-SiC BJTs with mesa edge termination Zhang Qian( 张 倩 ), Zhang Yuming( 张 玉 明 ), and Zhang Yimen( 张 义 门
Introduction OLEDs OTFTs OPVC Summary. Organic Electronics. Felix Buth. Walter Schottky Institut, TU München. Joint Advanced Student School 2008
Felix Buth Joint Advanced Student School 2008 Outline 1 Introduction Difference organic/inorganic semiconductors From molecular orbitals to the molecular crystal 2 Organic Light Emitting Diodes Basic Principals
Diodes and Transistors
Diodes What do we use diodes for? Diodes and Transistors protect circuits by limiting the voltage (clipping and clamping) turn AC into DC (voltage rectifier) voltage multipliers (e.g. double input voltage)
1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology
1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology Munaf Rahimo, Jan Vobecky, Chiara Corvasce ISPS, September 2010, Prague, Czech Republic Copyright [2010] IEEE. Reprinted from the
ELG4126: Photovoltaic Materials. Based Partially on Renewable and Efficient Electric Power System, Gilbert M. Masters, Wiely
ELG4126: Photovoltaic Materials Based Partially on Renewable and Efficient Electric Power System, Gilbert M. Masters, Wiely Introduction A material or device that is capable of converting the energy contained
Silicon Wafer Solar Cells
Silicon Wafer Solar Cells Armin Aberle Solar Energy Research Institute of Singapore (SERIS) National University of Singapore (NUS) April 2009 1 1. PV Some background Photovoltaics (PV): Direct conversion
BASIC LAB 1 INTRODUCTION TO BASIC PROCESS SIMULATION USING TSUPREM4 & TWB
SEMICONDUCTOR PHYSICS EMT 471/3 BASIC LAB REPORT BASIC LABS: 1, 2, 3, 4 NAME MATRIC NO. BASIC LAB 1 2 3 4 TOTAL MARKS : MARKS 59 BASIC LAB 1 INTRODUCTION TO BASIC PROCESS SIMULATION USING TSUPREM4 & TWB
Solar Energy Discovery Lab
Solar Energy Discovery Lab Objective Set up circuits with solar cells in series and parallel and analyze the resulting characteristics. Introduction A photovoltaic solar cell converts radiant (solar) energy
Figure 1. Diode circuit model
Semiconductor Devices Non-linear Devices Diodes Introduction. The diode is two terminal non linear device whose I-V characteristic besides exhibiting non-linear behavior is also polarity dependent. The
University of California at Santa Cruz Electrical Engineering Department EE-145L: Properties of Materials Laboratory
University of California at Santa Cruz Electrical Engineering Department EE-145L: Properties of Materials Laboratory Lab 8: Optical Absorption Spring 2002 Yan Zhang and Ali Shakouri, 05/22/2002 (Based
COURSE: PHYSICS DEGREE: COMPUTER ENGINEERING year: 1st SEMESTER: 1st
COURSE: PHYSICS DEGREE: COMPUTER ENGINEERING year: 1st SEMESTER: 1st WEEKLY PROGRAMMING WEE K SESSI ON DESCRIPTION GROUPS GROUPS Special room for LECTU PRAC session RES TICAL (computer classroom, audiovisual
