Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Size: px
Start display at page:

Download "Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1"

Transcription

1 Lecture 030 DSM CMOS Technology (3/24/10) Page LECTURE DEEP SUBMICRON (DSM) CMOS TECHNOLOGY LECTURE ORGANIZATION Outline Characteristics of a deep submicron CMOS technology Typical deep submicron CMOS technology Summary CMOS Analog Circuit Design, 2 nd Edition Reference New material Lecture 030 DSM CMOS Technology (3/24/10) Page CHARACTERISTICS OF A DEEP SUBMICRON CMOS TECHNOLOGY of Transistors The use of reverse bias pn junctions to isolate transistors becomes impractical as the transistor sizes decrease.

2 Lecture 030 DSM CMOS Technology (3/24/10) Page Use of Technology trench isolation (STI) allows closer spacing of transistors by eliminating the depletion region at the surface. Salicide Well Salicide Decreased spacing p+ p+ Salicide Oxide p+ p p- n- n Poly Salicide Polycide Metal Lecture 030 DSM CMOS Technology (3/24/10) Page Comparison of STI and LOCOS What are the differences between a LOCOS and STI technology? Comments: If the n + to p + spacing is large, the Bird s beak can be compensated using techniques such as poly buffered LOCOS At some point as the n + to p + spacing gets smaller, the restricted bird s beak leads to undesirable stress effects in the transistor. An important advantage of STI is that it minimizes the heat cycle needed for n + or p + isolation compared to LOCOS. This is a significant advantage for any process where there are implants before STI.

3 Lecture 030 DSM CMOS Technology (3/24/10) Page (STI) 1.) Cover the wafer with pad oxide and silicon nitride. 2.) First etch nitride and pad oxide. Next, an anisotropic etch is made in the silicon to a depth of 0.4 to 0.5 microns. (1) (2) Nitride Silicon 3.) Grow a thin thermal oxide layer on the trench walls. (3) 4.) A CVD dielectric film is used to fill the trench. (4) 5.) A chemical mechanical polishing (CMP) step is used to polish back the dielectric layer until the nitride is reached. The nitride acts like a CMP stop layer. 6.) Densify the dielectric material at 900 C and strip the nitride and pad oxide. (5) (6) Lecture 030 DSM CMOS Technology (3/24/10) Page Illustration of a Deep Submicron (DSM) CMOS Technology Polycide Salicide STI NMOS Transistor ;; Source/drain extensions Deep Sidewall Spacers Salicide STI PMOS Transistor p+ ; p+ Source/drain extensions Deep Metal Layers 0.8μm M8 M7 M6 Polycide M5 0.3μm M4 Salicide M3 M2 M1 STI p-substrate 7μm In addition to NMOS and PMOS transistors, the technology provides: 1.) A deep that can be utilized to reduce substrate noise coupling. 2.) A MOS varactor that can serve in VCOs 3.) At least 6 levels of metal that can form many useful structures such as inductors, capacitors, and transmission lines.

4 Lecture 030 DSM CMOS Technology (3/24/10) Page Transistors f T as a function of gate-source overdrive, V GS -V T (0.13μm): 70 Typical, 25 C ft (GHz) NMOS PMOS Slow, 70 C Typical, 25 C Slow, 70 C V GS -V T (mv) The upper frequency limit is probably around 40 GHz for NMOS with an f T in the vicinity of 60GHz with an overdrive of 0.5V and at the slow-high temperature corner. Lecture 030 DSM CMOS Technology (3/24/10) Page Resistors 1.) Diffused and/or implanted resistors. 2.) Well resistors. 3.) Polysilicon resistors. 4.) Metal resistors.

5 Lecture 030 DSM CMOS Technology (3/24/10) Page Capacitors Polysilicon-polysilicon capacitors: Metal-metal capacitors: Protective Insulator Layer Intermediate Oxide Layers Metal Via Capacitor dielectric Capacitor bottom plate Vias connecting bottom plate to lower metal Vias connecting top plate to top metal Capacitor Top Metal Vias connecting bottom plate to lower metal Top Metal Second level from top metal Third level from top metal Fourth level from top metal Lecture 030 DSM CMOS Technology (3/24/10) Page Inductors Top view and cross-section of a planar inductor: W Top Metal Top Metal S Next Level Metal Vias Oxide Next Level Metal D Oxide Silicon D N turns

6 Lecture 030 DSM CMOS Technology (3/24/10) Page TYPICAL DEEP SUBMICRON (DSM) CMOS FABRICATION PROCESS Major Fabrication Steps for a DSM CMOS Process 1.) p and n wells 2.) trench isolation 3.) Threshold shift and anti-punch through implants 4.) Thin oxide and gate polysilicon 5.) Lightly doped drains and sources 6.) Sidewall spacer 7.) Heavily doped drains and sources 8.) Siliciding (Salicide and Polycide) 9.) Bottom metal, tungsten plugs, and oxide 10.) Higher level metals, tungsten plugs/vias, and oxide 11.) Top level metal, vias and protective oxide Lecture 030 DSM CMOS Technology (3/24/10) Page Starting Material The substrate should be highly doped to act like a good conductor. Oxide p+ p p- n- n Poly Salicide Polycide Metal

7 Lecture 030 DSM CMOS Technology (3/24/10) Page Step 1 - n and p wells These are the areas where the transistors will be fabricated - NMOS in the and PMOS in the. Done by implantation followed by a deep diffusion. n well implant and diffusion p well implant and diffusion p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal Lecture 030 DSM CMOS Technology (3/24/10) Page Step 2 The shallow trench isolation (STI) electrically isolates one region/transistor from another. p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal

8 Lecture 030 DSM CMOS Technology (3/24/10) Page Step 3 Threshold Shift and Anti-Punch Through Implants The natural thresholds of the NMOS is about 0V and of the PMOS is about 1.2V. An p- implant is used to make the NMOS harder to invert and the PMOS easier resulting in threshold voltages balanced around zero volts. Also an implant can be applied to create a higher-doped region beneath the channels to prevent punch-through from the drain depletion region extending to source depletion region. anti-punch through implant p+ anti-punch through implant p threshold implant p threshold implant Oxide p+ p p- n- n Poly Salicide Polycide Metal Lecture 030 DSM CMOS Technology (3/24/10) Page Step 4 Thin Oxide and Polysilicon Gates A thin oxide is deposited followed by polysilicon. These layers are removed where they are not wanted. p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal

9 Lecture 030 DSM CMOS Technology (3/24/10) Page Step 5 Lightly Doped Drains and Sources A lightly-doped implant is used to create a lightly-doped source and drain next to the channel of the MOSFETs. p- Implant p- Implant n- Implant n- Implant p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal Lecture 030 DSM CMOS Technology (3/24/10) Page Step 6 Sidewall Spacers A layer of dielectric is deposited on the surface and removed in such a way as to leave sidewall spacers next to the thin-oxide-polysilicon-polycide sandwich. These sidewall spacers will prevent the part of the source and drain next to the channel from becoming heavily doped. Sidewall Spacers Sidewall Spacers p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal

10 Lecture 030 DSM CMOS Technology (3/24/10) Page Step 7 Implantation of the Heavily Doped Sources and Drains Note that not only does this step provide the completed sources and drains but allows for ohmic contact into the wells and substrate. implant p+ implant p+ implant implant implant p+ implant p+ p+ p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal Lecture 030 DSM CMOS Technology (3/24/10) Page Step 8 Siliciding (Salicide and Polycide) This step reduces the resistance of the bulk diffusions and polysilicon and forms an ohmic contact with material on which it is deposited. Salicide = Self-aligned silicide Polycide Polycide Salicide Salicide Salicide Salicide p+ p+ p+ Oxide p+ p p- n- n Poly Salicide Polycide Metal

11 Lecture 030 DSM CMOS Technology (3/24/10) Page Step 9 Intermediate Oxide Layer An oxide layer is used to cover the transistors and to planarize the surface. Lecture 030 DSM CMOS Technology (3/24/10) Page Step 10- First-Level Metal Tungsten plugs are built through the lower intermediate oxide layer to provide contact between the devices, wells and substrate to the first-level metal.

12 Lecture 030 DSM CMOS Technology (3/24/10) Page Step 11 Second-Level Metal The previous step is repeated for the second-level metal. Lecture 030 DSM CMOS Technology (3/24/10) Page Completed Fabrication After multiple levels of metal are applied, the fabrication is completed with a thicker toplevel metal and a protective layer to hermetically seal the circuit from the environment. Note that metal is used for the upper level metal vias. The chip is electrically connected by removing the protective layer over large bonding pads.

13 Lecture 030 DSM CMOS Technology (3/24/10) Page Scanning Electron Microscope of a MOSFET Cross-section TEOS Tungsten Plug SOG TEOS/BPSG Polycide Sidewall Spacer Poly Gate Fig Lecture 030 DSM CMOS Technology (3/24/10) Page Scanning Electron Microscope Showing Metal Levels and Interconnect Aluminum Vias Tungsten Plugs Metal 3 Metal 2 Metal 1 Transistors Fig

14 Lecture 030 DSM CMOS Technology (3/24/10) Page SUMMARY DSM technology typically has a minimum channel length between 0.35μm and 0.1μm DSM technology addresses the problem of excessive depletion region widths in junction isolation techniques by using shallow trench isolation DSM technology may have from 4 to 8 levels of metal Lightly doped drains and sources are a key aspect of DSM technology

Advanced VLSI Design CMOS Processing Technology

Advanced VLSI Design CMOS Processing Technology Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies

More information

AMD AXDA3000DKV4D Athlon TM XP Microprocessor Structural Analysis

AMD AXDA3000DKV4D Athlon TM XP Microprocessor Structural Analysis September 22, 2004 AMD AXDA3000DKV4D Athlon TM XP Microprocessor Structural Analysis Table of Contents Introduction... Page 1 List of Figures... Page 2 Device Identification Major Microstructural Analysis

More information

Module 3 : Fabrication Process and Layout Design Rules Lecture 12 : CMOS Fabrication Technologies

Module 3 : Fabrication Process and Layout Design Rules Lecture 12 : CMOS Fabrication Technologies Module 3 : Fabrication Process and Layout Design Rules Lecture 12 : CMOS Fabrication Technologies Objectives In this course you will learn the following Introduction Twin Well/Tub Technology Silicon on

More information

STMicroelectronics. Deep Sub-Micron Processes 130nm, 65 nm, 40nm, 28nm CMOS, 28nm FDSOI. SOI Processes 130nm, 65nm. SiGe 130nm

STMicroelectronics. Deep Sub-Micron Processes 130nm, 65 nm, 40nm, 28nm CMOS, 28nm FDSOI. SOI Processes 130nm, 65nm. SiGe 130nm STMicroelectronics Deep Sub-Micron Processes 130nm, 65 nm, 40nm, 28nm CMOS, 28nm FDSOI SOI Processes 130nm, 65nm SiGe 130nm CMP Process Portfolio from ST Moore s Law 130nm CMOS : HCMOS9GP More than Moore

More information

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation

More information

Winbond W2E512/W27E257 EEPROM

Winbond W2E512/W27E257 EEPROM Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

MMIC Design and Technology. Fabrication of MMIC

MMIC Design and Technology. Fabrication of MMIC MMIC Design and Technology Fabrication of MMIC Instructor Dr. Ali Medi Substrate Process Choice Mobility & Peak Velocity: Frequency Response Band-Gap Energy: Breakdown Voltage (Power-Handling) Resistivity:

More information

INF4420. Outline. Layout and CMOS processing technology. CMOS Fabrication overview. Design rules. Layout of passive and active componets.

INF4420. Outline. Layout and CMOS processing technology. CMOS Fabrication overview. Design rules. Layout of passive and active componets. INF4420 Layout and CMOS processing technology Spring 2012 1 / 76 Outline CMOS Fabrication overview Design rules Layout of passive and active componets Packaging 2 / 76 Introduction As circuit designers

More information

The MOSFET Transistor

The MOSFET Transistor The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls

More information

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice. CMOS Processing Technology Silicon: a semiconductor with resistance between that of conductor and an insulator. Conductivity of silicon can be changed several orders of magnitude by introducing impurity

More information

CONTENTS. Preface. 1.1.2. Energy bands of a crystal (intuitive approach)

CONTENTS. Preface. 1.1.2. Energy bands of a crystal (intuitive approach) CONTENTS Preface. Energy Band Theory.. Electron in a crystal... Two examples of electron behavior... Free electron...2. The particle-in-a-box approach..2. Energy bands of a crystal (intuitive approach)..3.

More information

MEMS Processes from CMP

MEMS Processes from CMP MEMS Processes from CMP MUMPS from MEMSCAP Bulk Micromachining 1 / 19 MEMSCAP MUMPS processes PolyMUMPS SOIMUMPS MetalMUMPS 2 / 19 MEMSCAP Standard Processes PolyMUMPs 8 lithography levels, 7 physical

More information

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS Prof. Dr. João Antonio Martino Professor Titular Departamento de Engenharia de Sistemas Eletrônicos Escola Politécnica da Universidade

More information

Micron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis

Micron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis August 17, 2006 Micron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

Implementation Of High-k/Metal Gates In High-Volume Manufacturing White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of

More information

Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation

Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation 1 Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation Vivek Joshi, Kanak Agarwal*, Dennis Sylvester, David Blaauw Electrical Engineering & Computer Science University of Michigan,

More information

MRF175GU MRF175GV The RF MOSFET Line 200/150W, 500MHz, 28V

MRF175GU MRF175GV The RF MOSFET Line 200/150W, 500MHz, 28V Designed for broadband commercial and military applications using push pull circuits at frequencies to 500 MHz. The high power, high gain and broadband performance of these devices makes possible solid

More information

Fabrication and Manufacturing (Basics) Batch processes

Fabrication and Manufacturing (Basics) Batch processes Fabrication and Manufacturing (Basics) Batch processes Fabrication time independent of design complexity Standard process Customization by masks Each mask defines geometry on one layer Lower-level masks

More information

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication

ELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication ELEC 3908, Physical Electronics, Lecture 15 Lecture Outline Now move on to bipolar junction transistor (BJT) Strategy for next few lectures similar to diode: structure and processing, basic operation,

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 11 MOSFET part 2 guntzel@inf.ufsc.br I D -V DS Characteristics

More information

Introduction to CMOS VLSI Design

Introduction to CMOS VLSI Design Introduction to CMOS VLSI esign Slides adapted from: N. Weste,. Harris, CMOS VLSI esign, Addison-Wesley, 3/e, 24 Introduction Integrated Circuits: many transistors on one chip Very Large Scale Integration

More information

Lezioni di Tecnologie e Materiali per l Elettronica

Lezioni di Tecnologie e Materiali per l Elettronica Lezioni di Tecnologie e Materiali per l Elettronica Danilo Manstretta danilo.manstretta@unipv.it microlab.unipv.it Outline Passive components Resistors Capacitors Inductors Printed circuits technologies

More information

ECE 410: VLSI Design Course Introduction

ECE 410: VLSI Design Course Introduction ECE 410: VLSI Design Course Introduction Professor Andrew Mason Michigan State University Spring 2008 ECE 410, Prof. A. Mason Lecture Notes Page i.1 Age of electronics microcontrollers, DSPs, and other

More information

AC coupled pitch adapters for silicon strip detectors

AC coupled pitch adapters for silicon strip detectors AC coupled pitch adapters for silicon strip detectors J. Härkönen1), E. Tuovinen1), P. Luukka1), T. Mäenpää1), E. Tuovinen1), E. Tuominen1), Y. Gotra2), L. Spiegel2) Helsinki Institute of Physics, Finland

More information

Bipolar and Field Effect Transistors

Bipolar and Field Effect Transistors Bipolar and Field Effect Transistors Learning Outcomes This chapter deals with the construction and operating characteristics of transistors, depending upon how they are connected into a circuit. The basics

More information

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1 CO2005: Electronics I The Field-Effect Transistor (FET) Electronics I, Neamen 3th Ed. 1 MOSFET The metal-oxide-semiconductor field-effect transistor (MOSFET) becomes a practical reality in the 1970s. The

More information

Introduction to Semiconductor Manufacturing Technology. Chapter 1, Introduction. Hong Xiao, Ph. D. hxiao89@hotmail.com

Introduction to Semiconductor Manufacturing Technology. Chapter 1, Introduction. Hong Xiao, Ph. D. hxiao89@hotmail.com Introduction to Semiconductor Manufacturing Technology Chapter 1, Introduction Hong Xiao, Ph. D. hxiao89@hotmail.com Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objective After taking this

More information

Comparison study of FinFETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost

Comparison study of FinFETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost Comparison study of FETs: SOI vs. Bulk Performance, Manufacturing Variability and Cost David Fried, IBM Thomas Hoffmann, IMEC Bich-Yen Nguyen, SOITEC Sri Samavedam, Freescale Horacio Mendez, SOI Industry

More information

Electronics Field-effect transistors

Electronics Field-effect transistors Electronics Field-effect transistors Prof. Márta Rencz, Gergely Nagy BME DED October 7, 2013 The basics of field-effect transistors The operation of field-effect transistors is based on ability of controlling

More information

AN900 APPLICATION NOTE

AN900 APPLICATION NOTE AN900 APPLICATION NOTE INTRODUCTION TO SEMICONDUCTOR TECHNOLOGY INTRODUCTION by Microcontroller Division Applications An integrated circuit is a small but sophisticated device implementing several electronic

More information

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS Outline 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation 3. I-V characteristics Reading Assignment: Howe and Sodini, Chapter 4, Sections

More information

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor Study the characteristics of energy bands as a function of applied voltage in the metal oxide semiconductor structure known

More information

Silicon-On-Glass MEMS. Design. Handbook

Silicon-On-Glass MEMS. Design. Handbook Silicon-On-Glass MEMS Design Handbook A Process Module for a Multi-User Service Program A Michigan Nanofabrication Facility process at the University of Michigan March 2007 TABLE OF CONTENTS Chapter 1...

More information

EDC Lesson 12: Transistor and FET Characteristics. 2008 EDCLesson12- ", Raj Kamal, 1

EDC Lesson 12: Transistor and FET Characteristics. 2008 EDCLesson12- , Raj Kamal, 1 EDC Lesson 12: Transistor and FET Characteristics Lesson-12: MOSFET (enhancement and depletion mode) Characteristics and Symbols 2008 EDCLesson12- ", Raj Kamal, 1 1. Metal Oxide Semiconductor Field Effect

More information

Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor

Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Introduction Why we call it Transistor? The name came as an

More information

Graduate Student Presentations

Graduate Student Presentations Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly

More information

Chapter 11 PVD and Metallization

Chapter 11 PVD and Metallization Chapter 11 PVD and Metallization 2006/5/23 1 Metallization Processes that deposit metal thin film on wafer surface. 2006/5/23 2 1 Metallization Definition Applications PVD vs. CVD Methods Vacuum Metals

More information

Module 7 : I/O PADs Lecture 33 : I/O PADs

Module 7 : I/O PADs Lecture 33 : I/O PADs Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up

More information

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between

Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Other layers below one being etch Masking

More information

Application Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY)

Application Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY) FREQUENY LINEAR TUNING VARATORS FREQUENY LINEAR TUNING VARATORS For several decades variable capacitance diodes (varactors) have been used as tuning capacitors in high frequency circuits. Most of these

More information

Chapter 2 MOS Fabrication Technology

Chapter 2 MOS Fabrication Technology Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask

More information

MOSFET transistor I-V characteristics

MOSFET transistor I-V characteristics MOSFET transistor I-V characteristics Linear region: v DS «v GS Triode region: v DS < v GS i D = K[ 2( v GS )v DS ] 2 i D = K[ 2( v GS )v DS v DS ] K n K = = C ox µ n W ----- K 2L n v DS = v GS sat (current)

More information

Class 18: Memories-DRAMs

Class 18: Memories-DRAMs Topics: 1. Introduction 2. Advantages and Disadvantages of DRAMs 3. Evolution of DRAMs 4. Evolution of DRAMs 5. Basics of DRAMs 6. Basics of DRAMs 7. Write Operation 8. SA-Normal Operation 9. SA-Read Operation

More information

EE 2209 Electronics-II Field Effect Transistor Dr. Mostafa Zaman Chowdhury

EE 2209 Electronics-II Field Effect Transistor Dr. Mostafa Zaman Chowdhury EE 2209 Electronics-II Field Effect Transistor Dr. Mostafa Zaman Chowdhury Dept. of Electrical and Electronic Engineering, KUET 1 EE 2209 Electronics-I Credit: 4, Contact Hours: 4 Hrs/Week Ø Syllabus v

More information

Sheet Resistance = R (L/W) = R N ------------------ L

Sheet Resistance = R (L/W) = R N ------------------ L Sheet Resistance Rewrite the resistance equation to separate (L / W), the length-to-width ratio... which is the number of squares N from R, the sheet resistance = (σ n t) - R L = -----------------------

More information

Field-Effect (FET) transistors

Field-Effect (FET) transistors Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,

More information

Nanotechnologies for the Integrated Circuits

Nanotechnologies for the Integrated Circuits Nanotechnologies for the Integrated Circuits September 23, 2015 Dr. Bertrand Cambou Professor of Practice NAU, Cybersecurity School of Informatics, Computing, and Cyber-Systems Agenda The Market Silicon

More information

Chapter 10 CVD and Dielectric Thin Film

Chapter 10 CVD and Dielectric Thin Film Chapter 10 CVD and Dielectric Thin Film 2006/5/23 1 Objectives Identify at least four CVD applications Describe CVD process sequence List the two deposition regimes and describe their relation to temperature

More information

Chapter 5. FIELD-EFFECT TRANSISTORS (FETs)

Chapter 5. FIELD-EFFECT TRANSISTORS (FETs) Chapter 5 FIELD-EFFECT TRANSISTORS (FETs) Chapter 5 FETs 1 FETs is also a three terminal devices. For the FET an electric field is established by the charges present that will control the conduction path

More information

Intel Broadwell SR217 Core M-5Y10 Microprocessor Tri-Gate 14 nm Process

Intel Broadwell SR217 Core M-5Y10 Microprocessor Tri-Gate 14 nm Process Intel Broadwell SR217 Core M-5Y10 Microprocessor Structural Analysis 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Structural Analysis 2 Some of the information

More information

Nanoscale Resolution Options for Optical Localization Techniques. C. Boit TU Berlin Chair of Semiconductor Devices

Nanoscale Resolution Options for Optical Localization Techniques. C. Boit TU Berlin Chair of Semiconductor Devices berlin Nanoscale Resolution Options for Optical Localization Techniques C. Boit TU Berlin Chair of Semiconductor Devices EUFANET Workshop on Optical Localization Techniques Toulouse, Jan 26, 2009 Jan 26,

More information

Intel s Revolutionary 22 nm Transistor Technology

Intel s Revolutionary 22 nm Transistor Technology Intel s Revolutionary 22 nm Transistor Technology Mark Bohr Intel Senior Fellow Kaizad Mistry 22 nm Program Manager May, 2011 1 Key Messages Intel is introducing revolutionary Tri-Gate transistors on its

More information

Ferroelectric Field Effect Transistors

Ferroelectric Field Effect Transistors Ferroelectric Field Effect Transistors Reza M. Rad UMBC Based on pages 387-403 of Nanoelectronics and Information Technology,, Rainer Waser Introduction Ferroelectrics: : dielectric crystals which show

More information

Solar Photovoltaic (PV) Cells

Solar Photovoltaic (PV) Cells Solar Photovoltaic (PV) Cells A supplement topic to: Mi ti l S Micro-optical Sensors - A MEMS for electric power generation Science of Silicon PV Cells Scientific base for solar PV electric power generation

More information

Titre: Required Information For Submitting Databases to TELEDYNE DALSA Design & Product Support.

Titre: Required Information For Submitting Databases to TELEDYNE DALSA Design & Product Support. Titre: Required Information For Submitting Databases to TELEDYNE DALSA Design & Product Support. Document : DES-0002.11 Création du document : December 22th, 2004 Bromont, Québec, Canada 2 DE 7 Database

More information

Semiconductor doping. Si solar Cell

Semiconductor doping. Si solar Cell Semiconductor doping Si solar Cell Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion

More information

Optimization for SEU/SET Immunity on 0.15 mm Fully Depleted CMOS/SOI Digital Logic Devices

Optimization for SEU/SET Immunity on 0.15 mm Fully Depleted CMOS/SOI Digital Logic Devices Optimization for SEU/SET Immunity on 0.15 mm Fully Depleted CMOS/SOI Digital Logic Devices A. Makihara H. Asai Y. Tsuchiya Y. Amano M. Midorikawa H. Shindou S. Kuboyama S. Onoda T. Hirao Y. Nakajima Y.

More information

Laboratory Exercise 3. Static parameters of Field-Effect Transistors (JFET and MOSFET)

Laboratory Exercise 3. Static parameters of Field-Effect Transistors (JFET and MOSFET) Laboratory Exercise 3 Static parameters of Field-Effect Transistors (JFET and MOSFET) The aim of the exercise The main aims of this laboratory exercise are to become acquainted with DC characteristics

More information

1.1 Silicon on Insulator a brief Introduction

1.1 Silicon on Insulator a brief Introduction Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial

More information

Introduction to Organic Electronics

Introduction to Organic Electronics Introduction to Organic Electronics (Nanomolecular Science Seminar I) (Course Number 420411 ) Fall 2005 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30

More information

Junction Field Effect Transistor (JFET)

Junction Field Effect Transistor (JFET) Junction Field Effect Transistor (JFET) The single channel junction field-effect transistor (JFET) is probably the simplest transistor available. As shown in the schematics below (Figure 6.13 in your text)

More information

AN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas.

AN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas. Order this document by /D Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas Introduction Today s microcontroller applications are more sophisticated

More information

Chapter 7-1. Definition of ALD

Chapter 7-1. Definition of ALD Chapter 7-1 Atomic Layer Deposition (ALD) Definition of ALD Brief history of ALD ALD process and equipments ALD applications 1 Definition of ALD ALD is a method of applying thin films to various substrates

More information

Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras

Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras Lecture 40 (Field Effect Transistor (FET) (Types, JFET, MOSFET, Complementary MOSFET)

More information

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block

More information

Application Note AN1

Application Note AN1 TAKING INVENTIVE STEPS IN INFRARED. MINIATURE INFRARED GAS SENSORS GOLD SERIES UK Patent App. No. 799A USA Patent App. No. 9/78,7 World Patents Pending SENSOR OVERVIEW Application Note AN The Dynament

More information

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Damage-free, All-dry Via Etch Resist and Residue Removal Processes Damage-free, All-dry Via Etch Resist and Residue Removal Processes Nirmal Chaudhary Siemens Components East Fishkill, 1580 Route 52, Bldg. 630-1, Hopewell Junction, NY 12533 Tel: (914)892-9053, Fax: (914)892-9068

More information

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda. .Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides

More information

Electronic Troubleshooting. Chapter 4 Field Effect Transistors

Electronic Troubleshooting. Chapter 4 Field Effect Transistors Electronic Troubleshooting Chapter 4 Field Effect Transistors Characteristics Common type of transistor, just like the bipolor ones covered in the previous section Use primarily where extremely high input

More information

1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology

1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology 1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology Munaf Rahimo, Jan Vobecky, Chiara Corvasce ISPS, September 2010, Prague, Czech Republic Copyright [2010] IEEE. Reprinted from the

More information

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Lynne Michaelson, Krystal Munoz, Jonathan C. Wang, Y.A. Xi*, Tom Tyson, Anthony Gallegos Technic Inc.,

More information

IBS - Ion Beam Services

IBS - Ion Beam Services IBS - Ion Beam Services Profile Technologies Devices & sensor fabricat ion Participation to R&D programs Researched partnership Présentation activité composant 1 Profile : Products and services Product

More information

Junction FETs. FETs. Enhancement Not Possible. n p n p n p

Junction FETs. FETs. Enhancement Not Possible. n p n p n p A11 An Introduction to FETs Introduction The basic principle of the field-effect transistor (FET) has been known since J. E. Lilienfeld s patent of 1925. The theoretical description of a FET made by hockley

More information

The Diode. Diode Operation

The Diode. Diode Operation The Diode The diode is a two terminal semiconductor device that allows current to flow in only one direction. It is constructed of a P and an N junction connected together. Diode Operation No current flows

More information

SMA5111 - Compound Semiconductors Lecture 9 - Metal-Semiconductor FETs - Outline

SMA5111 - Compound Semiconductors Lecture 9 - Metal-Semiconductor FETs - Outline SMA5111 - Compound Semiconductors Lecture 9 - Metal-Semiconductor FETs - Outline Device structure and operation Concept and structure: General structure Basis of operation; device types Terminal characteristics

More information

Introduction to CMOS VLSI Design Lecture 6: Wires

Introduction to CMOS VLSI Design Lecture 6: Wires Introduction to CMOS VLSI Design Lecture 6: Wires David Harris Harvey Mudd College Spring 2004 1 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters

More information

StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs

StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs White Paper StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs May 2010 Krishnakumar Sundaresan Principal Engineer and CAE Manager, Synopsys Inc Executive Summary IC

More information

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory Grad Student Presentation Topics 1. Baranowski, Lauryn L. AFM nano-oxidation lithography 2. Braid, Jennifer L. Extreme UV lithography 3. Garlick, Jonathan P. 4. Lochner, Robert E. 5. Martinez, Aaron D.

More information

CMOS Digital Circuits

CMOS Digital Circuits CMOS Digital Circuits Types of Digital Circuits Combinational The value of the outputs at any time t depends only on the combination of the values applied at the inputs at time t (the system has no memory)

More information

Sandia Agile MEMS Prototyping, Layout Tools, Education and Services Program

Sandia Agile MEMS Prototyping, Layout Tools, Education and Services Program Sandia Agile MEMS Prototyping, Layout Tools, Education and Services Program Heather Schriner, Brady Davies, Jeffry Sniegowski, M. Steven Rodgers, James Allen, Charlene Shepard Sandia National Laboratories

More information

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005 6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 9-1 Lecture 9 - MOSFET (I) MOSFET I-V Characteristics October 6, 25 Contents: 1. MOSFET: cross-section, layout, symbols 2. Qualitative operation

More information

Power MOSFET From Wikipedia, the free encyclopedia

Power MOSFET From Wikipedia, the free encyclopedia 1 of 7 13/10/28 19:58 Power MOSFET From Wikipedia, the free encyclopedia (Redirected from Trench-MOS) A power MOSFET is a specific type of metal oxide semiconductor field-effect transistor (MOSFET) designed

More information

Field Effect Transistors

Field Effect Transistors 506 19 Principles of Electronics Field Effect Transistors 191 Types of Field Effect Transistors 193 Principle and Working of JFET 195 Importance of JFET 197 JFET as an Amplifier 199 Salient Features of

More information

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) OBJECTIVES The objective of this lab is to help you assemble and test a common source amplifier circuit that uses a Metal-Oxide-Semiconductor

More information

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57] Common-Base Configuration (CB) The CB configuration having a low input and high output impedance and a current gain less than 1, the voltage gain can be quite large, r o in MΩ so that ignored in parallel

More information

VLSI Fabrication Process

VLSI Fabrication Process VLSI Fabrication Process Om prakash 5 th sem ASCT, Bhopal omprakashsony@gmail.com Manisha Kumari 5 th sem ASCT, Bhopal Manisha2686@gmail.com Abstract VLSI stands for "Very Large Scale Integration". This

More information

Power MOSFET Basics By Vrej Barkhordarian, International Rectifier, El Segundo, Ca.

Power MOSFET Basics By Vrej Barkhordarian, International Rectifier, El Segundo, Ca. Power MOFET Basics By Vrej Barkhordarian, International Rectifier, El egundo, Ca. Breakdown Voltage... On-resistance... Transconductance... Threshold Voltage... iode Forward Voltage... Power issipation...

More information

ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION.

ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION. ISOTROPIC ETCHING OF THE SILICON NITRIDE AFTER FIELD OXIDATION. A.J. BALLONI - Fundação Centro Tecnológico para Informática/ Instituto de Microeletrônica Laboratório de Litografia C.P. 6162 - Campinas/S.P.

More information

The Third-Generation HP Thermal InkJet Printhead

The Third-Generation HP Thermal InkJet Printhead The Third-Generation HP Thermal InkJet Printhead The monolithic integration of driver transistors with the thermal inkjet heater resistors leads to vastly improved performance with reduced cost per page

More information

Intel Q3GM ES 32 nm CPU (from Core i5 660)

Intel Q3GM ES 32 nm CPU (from Core i5 660) Intel Q3GM ES Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor and electronics technology, please call

More information

Bob York. Transistor Basics - MOSFETs

Bob York. Transistor Basics - MOSFETs Bob York Transistor Basics - MOSFETs Transistors, Conceptually So far we have considered two-terminal devices that are described by a current-voltage relationship I=f(V Resistors: Capacitors: Inductors:

More information

MOSFET DIFFERENTIAL AMPLIFIER (TWO-WEEK LAB)

MOSFET DIFFERENTIAL AMPLIFIER (TWO-WEEK LAB) page 1 of 7 MOSFET DIFFERENTIAL AMPLIFIER (TWO-WEEK LAB) BACKGROUND The MOSFET is by far the most widely used transistor in both digital and analog circuits, and it is the backbone of modern electronics.

More information

Chapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors

Chapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors Chapter 2 The Study on Polycrystalline Pentacene Thin Film Transistors 2.1 Introduction Recent focus and attention on organic thin film transistors (TFTs) resulted in dramatic performance improvements

More information

High Sensitivity due to Optical Window Etching and Anti Reflecting Coating

High Sensitivity due to Optical Window Etching and Anti Reflecting Coating 1.4 Technologies for fast blue and IR PIN diodes Detlef Sommer, Dr.Konrad Bach X-FAB Semiconductor Foundreis AG Haarbergstr. 67, 99097 Erfurt, Germany Requirements of Photo Detector Integrated Circuits

More information

Outline. Introduction Interconnect Modeling Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. 4th Ed.

Outline. Introduction Interconnect Modeling Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. 4th Ed. Lecture 14: Wires Outline Introduction Interconnect Modeling Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters 2 Introduction Chips are mostly made of wires called interconnect

More information

Exercise 3 Physical Vapour Deposition

Exercise 3 Physical Vapour Deposition Exercise 3 Physical Vapour Deposition Physical Vapour Deposition (PVD) technology consist of the techniques of arc deposition, ion plating, resistance evaporation, electron beam evaporation, sputtering

More information

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I-V characteristics in forward active regime Reading Assignment:

More information

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015 DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015 LINX BACKGROUND Linx Consulting 1. We help our clients to succeed

More information

VLSI FABRICATION TECHNOLOGY

VLSI FABRICATION TECHNOLOGY APPENDIX A VLSI FABRICATION TECHNOLOGY Introduction Since the first edition of this text, we have witnessed a fantastic evolution in VLSI (very-large-scale integrated circuits) technology. In the late

More information