Silicon Dioxide Layer Key to High Efficiency Crystalline Solar Cells
|
|
- Deirdre Norton
- 7 years ago
- Views:
Transcription
1 11760 Sorrento Valley Road, Suite E San Diego, CA / fax Silicon Dioxide Layer Key to High Efficiency Crystalline Solar Cells Wet Thermal Oxide Films enable higher furnace throughput and use lower cost polysilicon Abstract: High efficiency crystalline solar cells must improve performance while replacing higher cost monocrystalline silicon with lower cost multicrystalline silicon. This is being achieved through new cell device structures that improve light trapping and energy conversion capability. These new structures depend on passivated thick and thin layers of silicon dioxide grown via wet and dry thermal oxidation. By replacing dry oxidation with wet oxidation process temperatures can be lowered from 1050ºC to 850ºC to reduce both cycle time and wafer damage. Wet oxide films can be grown at lower temperatures, which allows the use of less expensive multicrystalline substrates that degrade at higher temperatures. Wet oxide films were found to be comparable in electrical performance to dry oxide films grown after forming gas anneal. Key words: multicrystalline photovoltaic, wet thermal oxidation, PERC To reach grid parity crystalline solar cells must continue to improve efficiency and reduce cost. This can be accomplished through the use of thinner wafers and the replacement of single crystal silicon with poly-silicon or multicrystalline silicon (mc-si). Next generation high efficiency cell designs add passivation layers grown through thermal oxidation of silicon. Thermal management during growth minimizes the film defect rate and maximizes the structural integrity of the wafer. In addition, recipe pre and post oxidation process steps insure that oxide layers have been passivated and prevent or remove defects in the device generated during growth. This paper discusses the replacement of crystalline silicon with thinner wafers made from mc-si. It provides a brief overview of next generation cell design with a focus on PERC Passivated Emitter and Rear Cell construction. It discusses in detail the growth and performance of passivated wet thermal oxide films. Both theory and field results are included. High Efficiency Silicon Solar Cell Design Requirements High efficiency crystalline solar cells require three basic elements The silicon substrate must be high quality with a long carrier lifetime. 2. The cell should have low surface reflection with a good light trapping capability. 3. Emitter design should be able to collect all light generated carriers and good metal contacts for low series resistance. Multiple advanced crystalline cell types have been developed to integrate the three basic cell design requirements. These include: PERT Passivated Emitter Rear Totally diffused, PERL Passivated Emitter Rear Locally diffused, and PERC Passivated Emitter and Rear Cell. All these cells are more efficient than standard crystalline cell structures. These cell designs can be used with N and P type mc-si with adjustments to cell structure details RASIRC Page 1 of 9
2 High Quality Silicon Substrates The silicon substrate is the single most costly component in the solar cell. Reducing wafer thickness drives down cost as does the replacement of monocrystalline silicon with lower cost poly-silicon or mc-si, which is made from a less energy intensive process. However, this cost efficiency comes with a price. Reducing wafer thickness risks lower strength, difficulties in handling, thermal breakage and lower light trapping capability. Mc-Si has higher metals contamination and material variability, generally poorer electrical performance, poorer structural integrity, and lower thermal stability. Figure 1: Multicrystalline Si-Wafer 12.5 x 12.5 cm². Thickness 70 μm 2 To improve the quality of mc-si, crystal defects need to be repaired. This can be addressed through phosphorous gettering. Multicrystalline silicon usually contains high concentrations of impurities whose recombination activity limits the minority carrier lifetime, the key parameter for the efficiency of crystalline silicon solar cells. One reason for the lifetime limitation is the quantity of grain boundaries and small grain size generated during the crystallization process. In mc-si, the majority of metals are contained in precipitates at grain boundaries. These defects are hosts for recombination sites. To improve the material quality and remove impurities from the wafer, phosphorus is doped in a diffusion furnace. During high temperature phosphorous doping, metal solubility increases. Metals dissolve out of grain boundaries into the local crystal structure. Metals in the bulk move to doped regions. Depending on the temperature profile during doping, the contaminants can be removed into the doped area, locked in the bulk or clusters at grain boundaries. Higher temperatures, longer diffusion times at high temperatures and rapid cooling all lead to higher defects in the silicon since metals and point defects are locked within the structure. To prevent this, process recipes should keep temperatures as low as practical. In addition thermal ramp down should be slow to allow metals in the bulk to return to clusters at grain dislocations. Use of lower temperature and longer diffusion times have been shown to significantly improve carrier lifetime from 40 to 130 µs RASIRC Page 2 of 9
3 Another issue is that mc-si has numerous micro cracks along grain boundaries that are absent in monocrystalline silicon. As the wafers are thinned, the critical crack length diminishes. High temperature processing produces tensile stresses that expand these cracks, leading to breakage. Reduced thermal budgets for mc-si wafers will result in better carrier lifetimes and improved structural integrity. Process temperature should be kept below 900ºC. Light Trapping Silicon captures light with each pass through the bulk. As the industry moves to thinner substrates, capture efficiency drops. To overcome this, the structure is modified to generate a longer internal light path and to prevent the incident light from exiting the cell. A textured front surface with an AntiReflective Coating (ARC) and SiO2 passivation layer has good light capture properties to allow the light to enter the cell. The rear surface mirror reflects internal light back into the cell substrate. The texture on the front bounces internally reflected light back into the cell. In addition some cell designs will relocate the front contact to further enhance the light collection area. Figure 2: Light Trapping Effect 1 In the rear reflector, a thick silicon oxide layer covers the entire backside except in contact areas. Reflection is 85% to 100% depending on the angle of incidence and thickness of SiO 2. For light with an incident angle larger than a critical angle of 24.4º at the Si-SiO 2 interface, the light is internally reflected. Light rays are lost when absorbed at the interface or retransmitted out of the cell. There is little absorption at long wavelengths because the absorption coefficient of SiO 2 and ARC are negligible and the textured front structure and small critical angle, makes escape difficult from the front side. At the rear, there is low absorption due to high reflectivity and thickness of SiO 2. The 2008 RASIRC Page 3 of 9
4 thicker the SiO 2 layer in the rear reflector the longer the wavelength retained. To keep the SiO 2 reflective, metal alloying from electrodes must be minimized. Sunpower has reported commercial cell designs with better than 99% light retention. 4 Emitter Design Once light has been converted to electricity is it critical to get it out of the cell. Proper emitter design collects all the light generated carriers while good metal to silicon contact minimizes series resistance to maximize current and voltage out of the cell. The PERC cell was originally developed at the University New South Wales. Further development at the Fraunhofer ISE, has resulted in cells with 21.6% efficiency. These cells use a Laser Fired Rear Contact (LFC) where a laser is used to fire the rear point contacts through the silicon oxide layer for low resistance metal contacts. These advantages include the ability to use SiO2 thick oxide on the rear surface, no required masking, very high speed process, and insensitivity to substrate resistivity and type. Figure 3: PERC High Efficiency Silicon Cell 1 To review the complete cell process, the process starts with strong phosphorus diffusion as a gettering step. Then the diffused layers are wet-chemically etched away and the front was plasma-textured. During a wet oxidation about 130 nm of silicon oxide is grown. This oxide is removed on the front side and serves as a masking layer on the rear for the phosphorus diffusion for emitter formation. After diffusion of the phosphorus, silicate glass is etched away and the thick oxide on the rear remains for rear surface passivation. A short dry oxidation passivates the front emitter. Evaporation of the front grid is followed by full area deposition of aluminum on the rear. Next is laser-firing of the contacts on the rear and Ag-electroplating of the front contact grid before the deposition of a double-layer antireflection-coating. Finally the cells are annealed in order to achieve full surface passivation and contact formation RASIRC Page 4 of 9
5 Table 1: Parameters of textured solar cells under standard testing conditions Voc [mv] jsc [ma/cm 2 ] FF [%] η [%] thick thermal oxide 663 (654) 39.4 (38.8) 80.6 (80.4) 21.1 (20.4) thin oxide / SiNx/PECVDSiOx 651 (644) 38.7 (38.2) 79.7 (77.9) 20.1 (19.1) thin oxide/h 2 -passivation/pecvd- SoOx 657 (648) 38.8 (38.4) 80.4 (78.1) 20.5 (19.4) thin oxide/pecvd-siox 654 (645) 38.9 (38.2) 77.4 (77.5) 19.7 (19.1) Table 1: The size of the cells is 4cm 2, the material used was 1 cm FZ. Values are given for the best cell and for the average of 21 cells (in parentheses). The table above compares thick silicon oxide against silicon nitride and thin silicon oxide. The thick oxide film generated efficiencies greater than 21%. 6 The table shows that highest efficiency was generated through the use of only thick oxide. All other combinations produced between 0.6% and 1.5% lower performance. Oxidation of mc-si High efficiency PERC cells include front and rear silicon oxidation layers. While the addition of oxide layers can improve light trapping and contact resistance, oxides can also show reduced electrical performance and carrier lifetimes due to thermal oxidation of the wafer. 7,8 Table 2: Oxide Thickness Over Time Thickness (ηm) 850º C 1050º C mc-si 100 C-Si mc-si 100 C-Si Dry Oxide Wet Oxide Oxides can be grown in oxygen (dry) or in water vapor (wet). The dry process is much slower than the wet oxide process which is shown in the chart above. To grow a 100nm film with 2008 RASIRC Page 5 of 9
6 oxygen will take almost 22 hours while with steam this will take less than one hour. For thin oxide like 10 nm, process time can be reduced from 1.65 hours to 7 minutes. When working with monocrystalline silicon the main disadvantage of using dry oxidation over wet is the time spent processing the wafer. However when working with thinner mc-si wafers, not only is the process time longer, but the integrity of the wafer is also degraded. During high temperature oxidation of mc-si, metals in precipitates dissolve into the bulk. Higher temperatures increase the rate of dissolution while lower oxidation temperatures and short cycle times can reduce the injection of metal contaminants. Schultz showed that reducing oxidation from 1050ºC at one hour to 800ºC at 4 hours reduced lifetime degradation from 65% to 5% for mc-si. 9 Lifetime degradation after oxidation is not always due to metals migration. Other effects can lead to lower lifetime measurements. During oxidation, the Si-SiO 2 interface becomes disordered. Many factors affect how the film will generate and what is will look like at completion. The initial surface condition is important. If the surface is not atomically flat the oxide will not grow uniformly. Thus surface texturing microstructure can play an important role in the oxide film performance. Residual surface contaminants from cleaning and handling can change the local rate of oxidation on the wafer surface. Most contaminants can be removed by reaction with oxygen during the temperature ramp up. However, if oxygen is not present the contaminants will not be volatized and will generate localized film defects. In addition to surface contaminants, a native oxide will frequently form on the wafer surface after cleaning. In a hot furnace, this porous oxide layer, SiO x,, can volatize and leave the surface increasing roughness. Si atoms can also be injected into the thin oxide layer from the interface. All of these conditions can lead to haze, pitting, and very poor electrical characteristics. Once at temperature, the oxygen can be replaced by water vapor as the source for oxidation. The growth rate of oxide films with water vapor is significantly faster than with dry oxygen which can enable lower thermal oxidation temperatures. However, the as grown wet oxide layers are of lower density and lower refractive index than the dry oxides. At the conclusion of the wet oxidation step, there again may be poor electrical characteristics at the Si/SiO 2 interface. Also, the oxide density may have been decreased by trapped hydroxyls. These problems are minimized by a final dry oxidation cycle to remove dangling bonds, remove hydroxyls, and allow Si trapped in the oxide to diffuse back to the interface. It was found that the final Qss value from all oxidations is that of the final oxidation step. 10 When the bulk of the oxidation has been completed either an oxygen or an inert gas anneal has been found to decrease the surface state charge concentration. To decrease the density of interface traps, low temperature hydrogen (or forming gas) anneal is used. Methods A wide range of lifetimes after solar cell oxidation have been reported. The post processing technique can be critical to generating acceptable lifetime values since as grown dry oxide films are superior to wet oxide films. A comparison between wet and dry oxidation film results was conducted by the Fraunhofer Institut Solare Energiesysteme. Due to the cost and dangers associated with pyrolytic torches, a RASIRC Steamer was installed on a Tempress furnace for testing purposes. The Steamer uses de-ionized water as its steam source, thus eliminating all dependence on hydrogen and oxygen gas. Designed for 2008 RASIRC Page 6 of 9
7 semiconductor and photovoltaic applications, the Steamer creates ultra high purity steam using controlled delivery systems and steam purifiers. The RASIRC Steamer uses a non-porous hydrophilic membrane that selectively allows water vapor to pass. All other molecules are greatly restricted, so contaminants in water such as dissolved gases, ions, TOCs, particles, viruses, bacteria, pyrons, and metals can be removed in the steam phase. The RASIRC Steamer eliminates the need for a carrier gas by delivering ultrapure steam at a constant positive pressure. This enables delivery of 100% pure water vapor insuring maximum theoretical oxide growth rate is achieved. Previous data from foundries growing thick oxides indicated that the RASIRC Steamer could increase oxide growth rate, wafer and across chamber uniformity, film quality, and/or reduce operating cost when compared against all other steam technologies. 11 Preliminary Results and Discussion Results demonstrated the importance of post process annealing. Dry oxide films grown at 1050ºC had significantly better lifetimes than wet oxide films grown at 850 C. However, post process steps completely changed the results. Adding first an argon anneal, wet oxide lifetimes roughly doubled. When completing the process with a forming gas anneal, the lifetimes further improved by a factor of 5.5X. On completion of these post processing steps, wet oxide films grown at 850ºC were comparable to dry oxide films grown at 1050ºC. This is surprising because wet films are known to have inferior performance to dry and higher temperature processing minimizes surface state charge. Material: FZ, 1 Ohm cm Messung: cm -3 Dry Oxidation Table 3: Lifetimes of Thermal Oxides 12 Temperature [C] Layer Thickness [nm] Initial Lifetime [μs] Lifetime after FGA anneal (425C, 25 min) [μs] Wet Oxidation (argon anneal) (argon anneal) RASIRC Page 7 of 9
8 By replacing the dry oxide step with a wet oxide step, process temperature could be lowered by 200 C. Reduction in process temperatures enables the use of mc-si, minimizes metals migration within the cell and reduces thermal stresses on the wafer. Shorter process times also enable the efficiency benefits from new cell designs by reducing manufacturing cost. Higher throughput on each furnace results in fewer furnaces, smaller floor space requirements and significantly reduced energy requirements. Conclusion High efficiency P type crystalline solar cells are using SiO 2 both for front side passivation and for backside thick oxide beneath the contacts. The oxide suppresses recombination, improves the internal reflection for improved light trapping and allows for laser fired contacts to reduce contact resistance. Significant cost reductions are enabled by replacing monocrystalline with mc-si and thicker with thinner substrates since the largest material cost is the silicon substrate itself. The combination of thinner substrates and mc-si substrates requires lower process temperature recipes be used for cell manufacturing, since substrates gradually lose structural integrity as process temperatures rise over 900 C. To achieve economic viability, process times for the additional layers required by next generation crystalline cells need to be minimized. Wet oxidation can significantly reduce process times when compared to dry oxidation. Using the RASIRC Steamer, wet thermal oxide films grown at 850ºC allowed for lifetimes that were comparable to dry oxidation grown at higher temperatures. The ability to generate 100% steam maximizes throughputs and eliminates the need for high temperature torches and the associated safety risks and high cost of using hydrogen to make water. Integration of this wet oxidation technology into the fabrication of next generation crystalline solar cells will enable the continued reduction in cost per watt of energy generated. This will lead to continued market growth and higher volumes with all the associated benefits mass production brings. References 1 Jianhua Zhao, Production Technologies For High Efficiency Crystalline Silicon Solar Cells, CEEGNanjing PV-Tech Co. Ltd, China. 2 Willeke, G.P. Dutch Solar Cell R&D seminar 2007 Utrecht 3 H. Habenicht, s. Riepe, O. Xchultz, W. Warta, Out diffusion of Metal from Grain Boundaries in Multicrystalline Silicon During Thermal Processing, (lecture, 22 nd European PV Solar Energy Conference, Sept. 3, 2007 Milan, Italy). 4 McIntosh, et.al., Light Trapping in Sunpower s A-300 solar Cells, SunPower Website RASIRC Page 8 of 9
9 5 O. Schultz, S.W. Glunz, S. Riepe, G.P. Willeke, Gettering Of Multicrystalline Silicon For High- Efficiency Solar Cells", (lecture, 22 nd European PV Solar Energy Conference, Sept. 3, 2007 Milan, Italy). 6 Schultz et.al., Silicon Oxide/ Silicon Nitride Stack System for 20% Efficient Silicon Solar Cells, (lecture, 31 st IEEE PVSC Orlando, Fl, 2005). 7 D. Groetschel1, J. Junge, M. Kaes, A. Zuschlag, G. Hahn, Plasma Texturing And Its Influence On Surface Passivation, (lecture, 23rd European PV Solar Energy Conference, Sept Valencia, Spain). 8 Lemke, et.al., Thermal Oxidation and Wet Chemical Cleaning 22 nd European PV Solar Energy Conference, Sept. 3, 2007 Milan, Italy. 9 O.Shultz et.al., 19 th European PV Solar Energy, Paris, France, June 7, Ciantar, et. al., Influence of FN Electron Injections in Dry and Dry/Wet/Dry Gate Oxides; Relation with Failure. J. Non-Cryst. Solids, 187, 144 (1995). 11 Jeffrey Spiegelman, Improved Oxide Growth Rate and Uniformity through New Steam Delivery Method White Paper, Fraunhofer communication Jan Benick August 1, RASIRC Page 9 of 9
Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.
CMOS Processing Technology Silicon: a semiconductor with resistance between that of conductor and an insulator. Conductivity of silicon can be changed several orders of magnitude by introducing impurity
More informationImproved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Lynne Michaelson, Krystal Munoz, Jonathan C. Wang, Y.A. Xi*, Tom Tyson, Anthony Gallegos Technic Inc.,
More informationEtching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between
Etching Etch Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Other layers below one being etch Masking
More informationCoating Technology: Evaporation Vs Sputtering
Satisloh Italy S.r.l. Coating Technology: Evaporation Vs Sputtering Gianni Monaco, PhD R&D project manager, Satisloh Italy 04.04.2016 V1 The aim of this document is to provide basic technical information
More informationHigh power picosecond lasers enable higher efficiency solar cells.
White Paper High power picosecond lasers enable higher efficiency solar cells. The combination of high peak power and short wavelength of the latest industrial grade Talisker laser enables higher efficiency
More informationWafer-based silicon PV technology Status, innovations and outlook
Wafer-based silicon PV technology Status, innovations and outlook Wim Sinke ECN Solar Energy, Utrecht University & European PV Technology Platform www.ecn.nl Contents Wafer-based silicon photovoltaics
More informationPV-FZ Silicon Wafers for High Efficiency Solar Cells
Note relaunched January 2014, replacing PV-FZ Silicon Wafers for High Efficiency Solar Cells, September 2010 APPLICATION NOTE PV-FZ Silicon Wafers for High Efficiency Solar Cells PV-FZ monocrystalline
More informationPhotovoltaic Power: Science and Technology Fundamentals
Photovoltaic Power: Science and Technology Fundamentals Bob Clark-Phelps, Ph.D. Evergreen Solar, Inc. Renewable Energy Seminar, Nov. 2, 2006 Photovoltaic Principle Energy Conduction Band electron Energy
More informationSilicon Wafer Solar Cells
Silicon Wafer Solar Cells Armin Aberle Solar Energy Research Institute of Singapore (SERIS) National University of Singapore (NUS) April 2009 1 1. PV Some background Photovoltaics (PV): Direct conversion
More informationIntroduction to VLSI Fabrication Technologies. Emanuele Baravelli
Introduction to VLSI Fabrication Technologies Emanuele Baravelli 27/09/2005 Organization Materials Used in VLSI Fabrication VLSI Fabrication Technologies Overview of Fabrication Methods Device simulation
More informationMORE POWER. A BETTER INVESTMENT.
SUNPOWERCORP.COM US HEADQUARTERS SunPower Corporation 3939 N. 1st Street San Jose, California 95134 USA 1-800-SUNPOWER sunpowercorp.com MORE POWER. A BETTER INVESTMENT. Established Incorporated in 1985
More informationDevelopment and Comparison of Small and Large Area Boron Doped Solar Cells in n-type and p-type Cz-Si
Development and Comparison of Small and Large Area Boron Doped Solar s in n-type and p-type Cz-Si Izete Zanesco, Adriano Moehlecke, Jaqueline Ludvig Pinto, and Moussa Ly Solar Energy Technology Nucleus
More informationContamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.
Fe Particles Metallic contaminants Organic contaminants Surface roughness Au Particles SiO 2 or other thin films Contamination Na Cu Photoresist Interconnect Metal N, P Damages: Oxide breakdown, metal
More informationThe Current status of Korean silicon photovoltaic industry and market. 2011. 3.17 Sangwook Park LG Electronics Inc.
The Current status of Korean silicon photovoltaic industry and market 2011. 3.17 Sangwook Park LG Electronics Inc. contents 1.Introduction (World PV Market) 2.Korean PV market 3.Photovoltaics in LG Electronics
More informationVacuum Evaporation Recap
Sputtering Vacuum Evaporation Recap Use high temperatures at high vacuum to evaporate (eject) atoms or molecules off a material surface. Use ballistic flow to transport them to a substrate and deposit.
More informationSolar Photovoltaic (PV) Cells
Solar Photovoltaic (PV) Cells A supplement topic to: Mi ti l S Micro-optical Sensors - A MEMS for electric power generation Science of Silicon PV Cells Scientific base for solar PV electric power generation
More informationOLED display. Ying Cao
OLED display Ying Cao Outline OLED basics OLED display A novel method of fabrication of flexible OLED display Potentials of OLED Suitable for thin, lightweight, printable displays Broad color range Good
More informationDevelopments in Photoluminescence Characterisation for Silicon PV
Developments in Photoluminescence Characterisation for Silicon PV School of Photovoltaic and Solar Energy Engineering Bernhard Mitchell 1, Thorsten Trupke 1,2, Jürgen W. Weber 2, Johannes Greulich 3, Matthias
More informationSemiconductor doping. Si solar Cell
Semiconductor doping Si solar Cell Two Levels of Masks - photoresist, alignment Etch and oxidation to isolate thermal oxide, deposited oxide, wet etching, dry etching, isolation schemes Doping - diffusion/ion
More informationLight management for photovoltaics. Ando Kuypers, TNO Program manager Solar
Light management for photovoltaics Ando Kuypers, TNO Program manager Solar Global energy consumption: 500 ExaJoule/Year Solar irradiation on earth sphere: 5.000.000 ExaJoule/year 2 Capturing 0,01% covers
More informationLecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE 6450 - Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
More informationTypes of Epitaxy. Homoepitaxy. Heteroepitaxy
Epitaxy Epitaxial Growth Epitaxy means the growth of a single crystal film on top of a crystalline substrate. For most thin film applications (hard and soft coatings, optical coatings, protective coatings)
More informationIndustrial n-type solar cells with >20% cell efficiency
Industrial n-type solar cells with >20% cell efficiency I.G. Romijn, J. Anker, A.R. Burgers, A. Gutjahr, B. Heurtault, M. Koppes, E. Kossen, M. Lamers, D.S. Saynova and C.J.J. Tool ECN Solar Energy, P.O.
More informationElectron Beam and Sputter Deposition Choosing Process Parameters
Electron Beam and Sputter Deposition Choosing Process Parameters General Introduction The choice of process parameters for any process is determined not only by the physics and/or chemistry of the process,
More informationImproved String Ribbon Silicon Solar Cell Performance by Rapid Thermal Firing of Screen-Printed Contacts
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 8, AUGUST 2002 1405 Improved String Ribbon Silicon Solar Cell Performance by Rapid Thermal Firing of Screen-Printed Contacts Vijay Yelundur, Student
More informationScreen Printing For Crystalline Silicon Solar Cells
Printing For Crystalline Silicon Solar Cells Printing For Crystalline Silicon Solar Cells INTRODUCTION One of the most crucial steps for producing crystalline silicon solar cells is creating the grid of
More informationHow compact discs are made
How compact discs are made Explained by a layman for the laymen By Kevin McCormick For Science project at the Mountain View Los Altos High School Abstract As the major media for music distribution for
More informationLecture 11. Etching Techniques Reading: Chapter 11. ECE 6450 - Dr. Alan Doolittle
Lecture 11 Etching Techniques Reading: Chapter 11 Etching Techniques Characterized by: 1.) Etch rate (A/minute) 2.) Selectivity: S=etch rate material 1 / etch rate material 2 is said to have a selectivity
More informationSOLAR ELECTRICITY: PROBLEM, CONSTRAINTS AND SOLUTIONS
SOLAR ELECTRICITY: PROBLEM, CONSTRAINTS AND SOLUTIONS The United States generates over 4,110 TWh of electricity each year, costing $400 billion and emitting 2.5 billion metric tons of carbon dioxide (Yildiz,
More informationThin Is In, But Not Too Thin!
Thin Is In, But Not Too Thin! K.V. Ravi Crystal Solar, Inc. Abstract The trade-off between thick (~170 microns) silicon-based PV and thin (a few microns) film non-silicon and amorphous silicon PV is addressed
More informationAluminum-Silicon Contact Formation Through Narrow Dielectric Openings
Elías Urrejola Davanzo Aluminum-Silicon Contact Formation Through Narrow Dielectric Openings Application To Industrial High Efficiency Rear Passivated Solar Cells Aluminum-Silicon Contact Formation Through
More informationChapter 11 PVD and Metallization
Chapter 11 PVD and Metallization 2006/5/23 1 Metallization Processes that deposit metal thin film on wafer surface. 2006/5/23 2 1 Metallization Definition Applications PVD vs. CVD Methods Vacuum Metals
More informationAN900 APPLICATION NOTE
AN900 APPLICATION NOTE INTRODUCTION TO SEMICONDUCTOR TECHNOLOGY INTRODUCTION by Microcontroller Division Applications An integrated circuit is a small but sophisticated device implementing several electronic
More informationFor Touch Panel and LCD Sputtering/PECVD/ Wet Processing
production Systems For Touch Panel and LCD Sputtering/PECVD/ Wet Processing Pilot and Production Systems Process Solutions with over 20 Years of Know-how Process Technology at a Glance for Touch Panel,
More informationNeuere Entwicklungen zur Herstellung optischer Schichten durch reaktive. Wolfgang Hentsch, Dr. Reinhard Fendler. FHR Anlagenbau GmbH
Neuere Entwicklungen zur Herstellung optischer Schichten durch reaktive Sputtertechnologien Wolfgang Hentsch, Dr. Reinhard Fendler FHR Anlagenbau GmbH Germany Contents: 1. FHR Anlagenbau GmbH in Brief
More informationhistaris Inline Sputtering Systems
vistaris histaris Inline Sputtering Systems Inline Sputtering Systems with Vertical Substrate Transport Modular System for Different Applications VISTARIS Sputtering Systems The system with the brand name
More informationResults Overview Wafer Edge Film Removal using Laser
Results Overview Wafer Edge Film Removal using Laser LEC- 300: Laser Edge Cleaning Process Apex Beam Top Beam Exhaust Flow Top Beam Scanning Top & Top Bevel Apex Beam Scanning Top Bevel, Apex, & Bo+om
More informationImplementation Of High-k/Metal Gates In High-Volume Manufacturing
White Paper Implementation Of High-k/Metal Gates In High-Volume Manufacturing INTRODUCTION There have been significant breakthroughs in IC technology in the past decade. The upper interconnect layers of
More informationOptimization and Modeling. of Photovoltaic Silicon. Crystallization Processes
ISSCG 14 Dalian August 1-7, 2010 Optimization and Modeling of Photovoltaic Silicon Crystallization Processes Georg Müller Jochen Friedrich Fraunhofer Institute IISB, Erlangen (Germany) 1 Photovoltaic Power
More informationUrea and Ammonia Removal from De-Ionized Water via Steam Purification
Urea and Ammonia Removal from De-Ionized Water via Steam Purification By Jeffrey J. Spiegelman, President, RASIRC and Russell J. Holmes, Test Lab Manager, RASIRC 11760 Sorrento Valley Road, San Diego,
More informationWŝŽŶĞĞƌŝŶŐ > ĞdžƉĞƌŝĞŶĐĞ ƐŝŶĐĞ ϭϵϳϰ WŝĐŽƐƵŶ ^he > Ρ ZͲƐĞƌŝĞƐ > ƐLJƐƚĞŵƐ ƌŝěőŝŷő ƚśğ ŐĂƉ ďğƚǁğğŷ ƌğɛğăƌđś ĂŶĚ ƉƌŽĚƵĐƟŽŶ d, &hdhz K& d,/e &/>D /^, Z
The ALD Powerhouse Picosun Defining the future of ALD Picosun s history and background date back to the very beginning of the field of atomic layer deposition. ALD was invented in Finland in 1974 by Dr.
More informationExploring the deposition of oxides on silicon for photovoltaic cells by pulsed laser deposition
Applied Surface Science 186 2002) 453±457 Exploring the deposition of oxides on silicon for photovoltaic cells by pulsed laser deposition Lianne M. Doeswijk a,*, Hugo H.C. de Moor b, Horst Rogalla a, Dave
More informationChapter 1.16: Crystalline Silicon Solar Cells State-of-the-Art and Future Developments
Preprint version Final version published as chapter 1.16 in "Comprehensive Renewable Energy", Vol. 1 ISBN: 978-0-08-087873-7, 2012 by Elsevier doi:10.1016/b978-0-08-087872-0.00117-7 Chapter 1.16: Crystalline
More informationGraphene a material for the future
Graphene a material for the future by Olav Thorsen What is graphene? What is graphene? Simply put, it is a thin layer of pure carbon What is graphene? Simply put, it is a thin layer of pure carbon It has
More informationCVD SILICON CARBIDE. CVD SILICON CARBIDE s attributes include:
CVD SILICON CARBIDE CVD SILICON CARBIDE is the ideal performance material for design engineers. It outperforms conventional forms of silicon carbide, as well as other ceramics, quartz, and metals in chemical
More informationWafer Manufacturing. Reading Assignments: Plummer, Chap 3.1~3.4
Wafer Manufacturing Reading Assignments: Plummer, Chap 3.1~3.4 1 Periodic Table Roman letters give valence of the Elements 2 Why Silicon? First transistor, Shockley, Bardeen, Brattain1947 Made by Germanium
More informationThe Status and Outlook for the Photovoltaics Industry. David E. Carlson March 14, 2006
The Status and Outlook for the Photovoltaics Industry David E. Carlson March 14, 2006 Outline of the Talk The PV Market The Major Players Different Types of Solar Cells Field Installations Performance
More informationModule 7 Wet and Dry Etching. Class Notes
Module 7 Wet and Dry Etching Class Notes 1. Introduction Etching techniques are commonly used in the fabrication processes of semiconductor devices to remove selected layers for the purposes of pattern
More informationProject 2B Building a Solar Cell (2): Solar Cell Performance
April. 15, 2010 Due April. 29, 2010 Project 2B Building a Solar Cell (2): Solar Cell Performance Objective: In this project we are going to experimentally measure the I-V characteristics, energy conversion
More informationLaboratory #3 Guide: Optical and Electrical Properties of Transparent Conductors -- September 23, 2014
Laboratory #3 Guide: Optical and Electrical Properties of Transparent Conductors -- September 23, 2014 Introduction Following our previous lab exercises, you now have the skills and understanding to control
More informationOPTIMIZING OF THERMAL EVAPORATION PROCESS COMPARED TO MAGNETRON SPUTTERING FOR FABRICATION OF TITANIA QUANTUM DOTS
OPTIMIZING OF THERMAL EVAPORATION PROCESS COMPARED TO MAGNETRON SPUTTERING FOR FABRICATION OF TITANIA QUANTUM DOTS Vojtěch SVATOŠ 1, Jana DRBOHLAVOVÁ 1, Marian MÁRIK 1, Jan PEKÁREK 1, Jana CHOMOCKÁ 1,
More informationSolar Energy. Solar Energy range. NSG TEC Pilkington Microwhite Pilkington Optiwhite Pilkington Sunplus
Solar Energy Solar Energy range NSG TEC Pilkington Microwhite Pilkington Optiwhite Pilkington Sunplus Moving from hydrocarbon dependency to renewable energy The use of solar energy glass and the NSG Group
More informationProblems in Welding of High Strength Aluminium Alloys
Singapore Welding Society Newsletter, September 1999 Problems in Welding of High Strength Aluminium Alloys Wei Zhou Nanyang Technological University, Singapore E-mail: WZhou@Cantab.Net Pure aluminium has
More informationFigure 10.1. Process flow from starting material to polished wafer.
Figure 10.1. Process flow from starting material to polished wafer. 1/11/003 Ettore Vittone- Fisica dei Semiconduttori - Lectio XI 1 Starting material: silicon dioxide (SiO ): pure form of sand (quartzite)
More informationNorth American Stainless
North American Stainless Flat Products Stainless Steel Grade Sheet 310S (S31008)/ EN 1.4845 Introduction: SS310 is a highly alloyed austenitic stainless steel designed for elevated-temperature service.
More informationPamukkale Üniversitesi Mühendislik Bilimleri Dergisi. Pamukkale University Journal of Engineering Sciences
Pamukkale Üniversitesi Mühendislik Bilimleri Dergisi, Cilt 19, Sayı 7 (IMSP 2013 Özel Sayı), Sayfalar 275-280 Pamukkale Üniversitesi Mühendislik Bilimleri Dergisi Pamukkale University Journal of Engineering
More informationGrad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory
Grad Student Presentation Topics 1. Baranowski, Lauryn L. AFM nano-oxidation lithography 2. Braid, Jennifer L. Extreme UV lithography 3. Garlick, Jonathan P. 4. Lochner, Robert E. 5. Martinez, Aaron D.
More informationSolar Cell Parameters and Equivalent Circuit
9 Solar Cell Parameters and Equivalent Circuit 9.1 External solar cell parameters The main parameters that are used to characterise the performance of solar cells are the peak power P max, the short-circuit
More information3M Products for Solar Energy. Designed for efficiency. Built to last.
3M Products for Solar Energy Designed for efficiency. Built to last. 2 3M Products for Solar Energy From factory to field, 3M is with you. Every step of the way. Making solar power more efficient. More
More informationIntroduction OLEDs OTFTs OPVC Summary. Organic Electronics. Felix Buth. Walter Schottky Institut, TU München. Joint Advanced Student School 2008
Felix Buth Joint Advanced Student School 2008 Outline 1 Introduction Difference organic/inorganic semiconductors From molecular orbitals to the molecular crystal 2 Organic Light Emitting Diodes Basic Principals
More informationLecture 30: Cleanroom design and contamination control
Lecture 30: Cleanroom design and contamination control Contents 1 Introduction 1 2 Contaminant types 2 2.1 Particles.............................. 2 2.2 Metal ions............................. 4 2.3 Chemicals.............................
More informationLaser Fired Aluminum Emitter for High Efficiency Silicon Photovoltaics Using Hydrogenated Amorphous Silicon and Silicon Oxide Dielectric Passivation
Laser Fired Aluminum Emitter for High Efficiency Silicon Photovoltaics Using Hydrogenated Amorphous Silicon and Silicon Oxide Dielectric Passivation by Anton Fischer A thesis submitted in conformity with
More informationPhotovoltaics photo volt Photovoltaic Cells Crystalline Silicon Cells Photovoltaic Systems
1 Photovoltaics Photovoltaic (PV) materials and devices convert sunlight into electrical energy, and PV cells are commonly known as solar cells. Photovoltaics can literally be translated as light-electricity.
More informationThe Physics of Energy sources Renewable sources of energy. Solar Energy
The Physics of Energy sources Renewable sources of energy Solar Energy B. Maffei Bruno.maffei@manchester.ac.uk Renewable sources 1 Solar power! There are basically two ways of using directly the radiative
More information2. Deposition process
Properties of optical thin films produced by reactive low voltage ion plating (RLVIP) Antje Hallbauer Thin Film Technology Institute of Ion Physics & Applied Physics University of Innsbruck Investigations
More informationStudy of tungsten oxidation in O 2 /H 2 /N 2 downstream plasma
Study of tungsten oxidation in O 2 /H 2 /N 2 downstream plasma Songlin Xu a and Li Diao Mattson Technology, Inc., Fremont, California 94538 Received 17 September 2007; accepted 21 February 2008; published
More informationNANO SILICON DOTS EMBEDDED SIO 2 /SIO 2 MULTILAYERS FOR PV HIGH EFFICIENCY APPLICATION
NANO SILICON DOTS EMBEDDED SIO 2 /SIO 2 MULTILAYERS FOR PV HIGH EFFICIENCY APPLICATION Olivier Palais, Damien Barakel, David Maestre, Fabrice Gourbilleau and Marcel Pasquinelli 1 Outline Photovoltaic today
More informationELEC 3908, Physical Electronics, Lecture 15. BJT Structure and Fabrication
ELEC 3908, Physical Electronics, Lecture 15 Lecture Outline Now move on to bipolar junction transistor (BJT) Strategy for next few lectures similar to diode: structure and processing, basic operation,
More informationIII. Wet and Dry Etching
III. Wet and Dry Etching Method Environment and Equipment Advantage Disadvantage Directionality Wet Chemical Solutions Atmosphere, Bath 1) Low cost, easy to implement 2) High etching rate 3) Good selectivity
More informationAdvanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
More informationCRYSTAL DEFECTS: Point defects
CRYSTAL DEFECTS: Point defects Figure 10.15. Point defects. (a) Substitutional impurity. (b) Interstitial impurity. (c) Lattice vacancy. (d) Frenkeltype defect. 9 10/11/004 Ettore Vittone- Fisica dei Semiconduttori
More informationNEUTRON TRANSMUTATION DOPED (NTD) SILICON FOR HIGH POWER ELECTRONICS
APPLICATION NOTE NEUTRON TRANSMUTATION DOPED (NTD) SILICON FOR HIGH POWER ELECTRONICS Sune Duun, Anne Nielsen, Christian Hendrichsen, Theis Sveigaard, Ole Andersen, Jarosław Jabłoński, and Leif Jensen
More informationOptical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting
Optical Hyperdoping: Transforming Semiconductor Band Structure for Solar Energy Harvesting 3G Solar Technologies Multidisciplinary Workshop MRS Spring Meeting San Francisco, CA, 5 April 2010 Michael P.
More informationSilicon-On-Glass MEMS. Design. Handbook
Silicon-On-Glass MEMS Design Handbook A Process Module for a Multi-User Service Program A Michigan Nanofabrication Facility process at the University of Michigan March 2007 TABLE OF CONTENTS Chapter 1...
More informationTHIN-FILM SILICON SOLAR CELLS
ENGINEERING SCIENCES Micro- and Nanotechnology THIN-FILM SILICON SOLAR CELLS Arvind Shah, Editor The main authors of Thin-Film Silicon Solar Cells are Christophe Ballif, Wolfhard Beyer, Friedhelm Finger,
More informationCrystalline Silicon Modules: The Brick Stones for a Photovoltaic Electricity Supply
Crystalline Silicon Modules: The Brick Stones for a Photovoltaic Electricity Supply Institute for Photovoltaics, University of Stuttgart May 2013 juergen.werner@ipv.uni-stuttgart.de Overview 1. PV-Installations
More informationChapter 7-1. Definition of ALD
Chapter 7-1 Atomic Layer Deposition (ALD) Definition of ALD Brief history of ALD ALD process and equipments ALD applications 1 Definition of ALD ALD is a method of applying thin films to various substrates
More informationSputtered AlN Thin Films on Si and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties
Sputtered AlN Thin Films on and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties S. Mishin, D. R. Marx and B. Sylvia, Advanced Modular Sputtering,
More informationSFxxx-S PID Test Report (Potential Induced Degradation) TUV Rheinland Japan. ARC Product Management 2015.07 Ver. 1
SFxxx-S PID Test Report (Potential Induced Degradation) TUV Rheinland Japan ARC Product Management 2015.07 Ver. 1 Outline SLIDE 1 2 Outline What is PID? TOPICS 3 4 5 6 7 8 Principle of PID & resistance
More informationSheet Resistance = R (L/W) = R N ------------------ L
Sheet Resistance Rewrite the resistance equation to separate (L / W), the length-to-width ratio... which is the number of squares N from R, the sheet resistance = (σ n t) - R L = -----------------------
More informationMaterials and Technologies for Renewable Energy. ENEA R&D activities on PV. Anna De Lillo
Italian National Agency for New Technologies, Energy and Sustainable Economic Development Materials and Technologies for Renewable Energy ENEA R&D activities on PV Anna De Lillo ENEA UTT-RINN Castel Romano,
More informationSpeedLight 2D. for efficient production of printed circuit boards
laser direct imaging SpeedLight 2D laser direct imaging platform for efficient production of printed circuit boards MANZ AG /// Manz SpeedLight 2D /// 2 History of the development of Manz SpeedLight 2D
More informationWelcome to SCHOTT Solar
SolarInnovativ Thüringen Welcome to SCHOTT Solar Europe's largest producer of PV solar electricity components EFG, ein kostengünstiges Produktionsverfahren für Si-Wafer Dr. Ingo A. Schwirtlich SolarInnovativ
More informationGraduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
More informationA Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators
A Remote Plasma Sputter Process for High Rate Web Coating of Low Temperature Plastic Film with High Quality Thin Film Metals and Insulators Dr Peter Hockley and Professor Mike Thwaites, Plasma Quest Limited
More informationMOS (metal-oxidesemiconductor) 李 2003/12/19
MOS (metal-oxidesemiconductor) 李 2003/12/19 Outline Structure Ideal MOS The surface depletion region Ideal MOS curves The SiO 2 -Si MOS diode (real case) Structure A basic MOS consisting of three layers.
More informationSubstrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms. SOI Consortium Conference Tokyo 2016
Substrate maturity and readiness in large volume to support mass adoption of ULP FDSOI platforms Christophe Maleville Substrate readiness 3 lenses view SOI Consortium C1 - Restricted Conference Tokyo 2016
More informationFabrication of PN-Junction Diode by IC- Fabrication process
Fabrication of PN-Junction Diode by IC- Fabrication process Shailesh siddha 1, Yashika Chander Pareek 2 M.Tech, Dept of Electronics & Communication Engineering, SGVU, Jaipur, Rajasthan, India 1 PG Student,
More informationPhotovoltaic System Technology
Photovoltaic System Technology Photovoltaic Cells What Does Photovoltaic Mean? Solar electricity is created using photovoltaic cells (or PV cells). The word photovoltaic is made up of two words: photo
More informationSILICON SOLAR CELLS FOR TANDEM HIGH-EFFICIENCY SOLAR CELLS (VHESC)
SILICON SOLAR CELLS FOR TANDEM HIGH-EFFICIENCY SOLAR CELLS (VHESC) Ngwe Soe Zin and Andrew Blakers The Australian National University, Canberra ACT 0200, Australia http://solar.anu.edu.au/ Email: soe.zin@anu.edu.au
More informationInformation sheet. 1) Solar Panels - Basics. 2) Solar Panels Functionality
1) Solar Panels - Basics A solar cell, sometimes called a photovoltaic cell, is a device that converts light energy into electrical energy. A single solar cell creates a very small amount of energy so
More informationProcessi chimici localizzati per il fotovoltaico
Processi chimici localizzati per il fotovoltaico M. Balucani Rise Technology S.r.l. Lung. P. Toscanelli 170 00121 Roma ENEA: Stato e prospettive del fotovoltaico in Italia June 26, 2014 Who is Rise Technology
More informationPhotolithography. Class: Figure 12.1. Various ways in which dust particles can interfere with photomask patterns.
Photolithography Figure 12.1. Various ways in which dust particles can interfere with photomask patterns. 19/11/2003 Ettore Vittone- Fisica dei Semiconduttori - Lectio XIII 16 Figure 12.2. Particle-size
More informationDry Etching and Reactive Ion Etching (RIE)
Dry Etching and Reactive Ion Etching (RIE) MEMS 5611 Feb 19 th 2013 Shengkui Gao Contents refer slides from UC Berkeley, Georgia Tech., KU, etc. (see reference) 1 Contents Etching and its terminologies
More informationBifacial Solar Cells: High Efficiency Design, Characterization, Modules and Applications
Bifacial Solar Cells: High Efficiency Design, Characterization, Modules and Applications Claudia Duran Dissertation der Universität Konstanz Tag der mündlichen Prüfung: 06. 09. 2012 1. Referent: Prof.
More informationThis paper describes Digital Equipment Corporation Semiconductor Division s
WHITEPAPER By Edd Hanson and Heather Benson-Woodward of Digital Semiconductor Michael Bonner of Advanced Energy Industries, Inc. This paper describes Digital Equipment Corporation Semiconductor Division
More informationHonors Chemistry: Unit 6 Test Stoichiometry PRACTICE TEST ANSWER KEY Page 1. A chemical equation. (C-4.4)
Honors Chemistry: Unit 6 Test Stoichiometry PRACTICE TEST ANSWER KEY Page 1 1. 2. 3. 4. 5. 6. Question What is a symbolic representation of a chemical reaction? What 3 things (values) is a mole of a chemical
More informationDeposition Overview for Microsytems
Deposition Overview for Microsytems Deposition PK Activity Terminology Participant Guide www.scme-nm.org Deposition Overview for Microsystems Primary Knowledge Participant Guide Description and Estimated
More information