Binary Data Transmission

Similar documents
Boolean Algebra Part 1

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

CSE140: Midterm 1 Solution and Rubric

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

Elementary Logic Gates

Boolean Algebra (cont d) UNIT 3 BOOLEAN ALGEBRA (CONT D) Guidelines for Multiplying Out and Factoring. Objectives. Iris Hui-Ru Jiang Spring 2010

CH3 Boolean Algebra (cont d)

BOOLEAN ALGEBRA & LOGIC GATES

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Simplifying Logic Circuits with Karnaugh Maps

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

2.0 Chapter Overview. 2.1 Boolean Algebra

CSE140: Components and Design Techniques for Digital Systems

Karnaugh Maps (K-map) Alternate representation of a truth table

Logic Reference Guide

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Unit 3 Boolean Algebra (Continued)

Basic Logic Gates Richard E. Haskell

Binary Adders: Half Adders and Full Adders

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Switching Algebra and Logic Gates

Combinational circuits

Scilab Textbook Companion for Digital Electronics: An Introduction To Theory And Practice by W. H. Gothmann 1

Understanding Logic Design

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Combinational Logic Design Process

Logic in Computer Science: Logic Gates

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

PRIMARY CONTENT MODULE Algebra I -Linear Equations & Inequalities T-71. Applications. F = mc + b.

Section The given line has equations. x = 3 + t(13 3) = t, y = 2 + t(3 + 2) = 2 + 5t, z = 7 + t( 8 7) = 7 15t.

Class One: Degree Sequences

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

THREE DIMENSIONAL GEOMETRY

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

C H A P T E R. Logic Circuits

DESIGN OF GATE NETWORKS

Chapter 5. Rational Expressions

Gates, Circuits, and Boolean Algebra

1.4. Arithmetic of Algebraic Fractions. Introduction. Prerequisites. Learning Outcomes

December 4, 2013 MATH 171 BASIC LINEAR ALGEBRA B. KITCHENS

Two-level logic using NAND gates

6.5 Factoring Special Forms

ANALOG & DIGITAL ELECTRONICS

Digital Electronics Detailed Outline

SPECIAL PRODUCTS AND FACTORS

Combinational Logic Design

Contents. System Development Models and Methods. Design Abstraction and Views. Synthesis. Control/Data-Flow Models. System Synthesis Models

CHAPTER 3 Boolean Algebra and Digital Logic

Digital Logic Design

Chapter 1. Computation theory

Chapter 4.1 Parallel Lines and Planes

Counters are sequential circuits which "count" through a specific state sequence.

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Introduction. The Quine-McCluskey Method Handout 5 January 21, CSEE E6861y Prof. Steven Nowick

Polynomials. Key Terms. quadratic equation parabola conjugates trinomial. polynomial coefficient degree monomial binomial GCF

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

CM2202: Scientific Computing and Multimedia Applications General Maths: 2. Algebra - Factorisation

COMPUTER SCIENCE. Paper 1 (THEORY)

Warm-up Tangent circles Angles inside circles Power of a point. Geometry. Circles. Misha Lavrov. ARML Practice 12/08/2013

Section 1. Finding Common Terms

Geometry 1. Unit 3: Perpendicular and Parallel Lines

Algebra Cheat Sheets

COMBINATIONAL CIRCUITS

6 Commutators and the derived series. [x,y] = xyx 1 y 1.

MATH Fundamental Mathematics IV

SOLVING QUADRATIC EQUATIONS - COMPARE THE FACTORING ac METHOD AND THE NEW DIAGONAL SUM METHOD By Nghi H. Nguyen

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

How To Solve Factoring Problems

5.1 FACTORING OUT COMMON FACTORS

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

How To Factor By Gcf In Algebra 1.5

On Triangles with Vertices on the Angle Bisectors

Chapter 7 Memory and Programmable Logic

A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN

2.1. Inductive Reasoning EXAMPLE A

Chapter 5.1 and 5.2 Triangles

Definitions 1. A factor of integer is an integer that will divide the given integer evenly (with no remainder).

BINARY CODED DECIMAL: B.C.D.

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

5.1 Midsegment Theorem and Coordinate Proof

Lecture 5: Gate Logic Logic Optimization

~ EQUIVALENT FORMS ~

Factoring Quadratic Expressions

BEGINNING ALGEBRA ACKNOWLEDMENTS

Automata and Formal Languages

BALANCED THREE-PHASE CIRCUITS

1.4. Removing Brackets. Introduction. Prerequisites. Learning Outcomes. Learning Style

Annual Report H I G H E R E D U C AT I O N C O M M I S S I O N - PA K I S TA N

Lecture 7: NP-Complete Problems

3.Basic Gate Combinations

9 MATRICES AND TRANSFORMATIONS

6. BOOLEAN LOGIC DESIGN

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

CHAPTER 8, GEOMETRY. 4. A circular cylinder has a circumference of 33 in. Use 22 as the approximate value of π and find the radius of this cylinder.

Transcription:

Binary Data Transmission Data transmission for n-bit data words Parallel Inputs all bits at once time step to get all data n Serial one bit at a time Input n time steps to get all data Serial-parallel both serial & parallel components m time steps to get all n bits, k bits at a time Trade-off: # inputs/outputs (I/O) speed of data transmission Inputs k=n/m Combinational logic has parallel input data and output data (9/7) Digital circuit Digital circuit Digital circuit n Outputs Output Outputs k=n/m

What is Combinational Logic? A collection of logic gates in which there are NO feedback loops A S B No feedback loops means there is no path in the circuit on which you will pass through a given gate more than once Also defined as a circuit that can be represented by a directed acyclic graph (no cycles in the graph) Gates represented by vertices (aka nodes) Connections represented by edges (9/7) Z S A NOT B AND AND OR 2 Z

Boolean (Logic) Equations Any n-input, m-output combinational logic circuit can be completely described by a set of m logic equations One logic equation for each output Gives the output responses to all 2 n possible combinations of input values Inputs n comb logic circuit Outputs m O =f (I,I 2,,I n ) O 2 =f 2 (I,I 2,,I n ) O m =f m (I,I 2,,I n ) (9/7) 3

Truth Tables Any n-input, m-output combinational logic circuit can be completely described by a truth table Gives the output responses to all 2 n possible combinations of input values Therefore, truth tables and logic equations contain the same information Two logic equations (or two combinational logic circuits) are equivalent if they produce the same truth tables Inputs n comb logic circuit Outputs m (9/7) Inputs Outputs v v m v v m v v m v v m 4

Representations of Logic Functions Truth Table Boolean (or logic) equations Sum-of-Products (SOP) Z=AB+A C AND is product OR is sum SOP canonical form Z=A B C+A BC+ABC +ABC All literals are present in all product terms Minterm (a in a TT row) Z=Σ A,B,C (,3,6,7) 7 (9/7) A Literal a single variable or the complement of a variable Product term a single literal or a logic product of multiple literals B C Z Row value 2 3 4 5 6 Minterm A B C A B C A BC A BC AB C AB C ABC ABC 5

Other Representations Product-of-Sums (POS) Z=(A+C) (A +B) POS canonical form Z=(A+B+C) (A+B +C) (A +B+C) (A +B+C ) A B C Z All literals are present in all sum terms Maxterm (a in a TT row) 2 Z=Π A,B,C (,2,4,5) 3 - Note this is all TT rows not in 4 minterm expression for this example 5 POS representations are 6 less often used than SOP 7 Sum term a single literal or a logic sum of multiple literals Row value Maxterm A+B+C A+B+C A+B +C A+B +C A +B+C A +B+C A +B +C A +B +C (9/7) 6

minterm canonical SOP P&Ts SOP P&Ts Easy Harder Truth Table P&Ts P&Ts non-sop non-pos maxterm canonical POS P&Ts POS P&Ts = Boolean Postulates & Theorems (9/7) 7

Minterm to truth table convert decimal minterm to binary Z = Σ A,B,C (,3,6,7) = Σ A,B,C (,,,) place s in truth table entry for each minterm Pay attention to input ordering place s in all other entries Maxterm to truth table convert decimal maxterm to binary Z = Π A,B,C (,2,4,5) = Π A,B,C (,,,) place s in truth table entry for each maxterm Pay attention to input ordering place s in all other entries (9/7) 8

Minterm to canonical SOP convert decimal minterm to binary Z = Σ A,B,C (,3,6,7) = Σ A,B,C (,,,) replace s and s with variable and complement of variable, respectively = Σ A,B,C (A B C,A BC,ABC,ABC) Be sure to maintain input ordering then sum = A B C+A BC+ABC +ABC Canonical SOP to minterm just reverse the procedure above (9/7) 9

Maxterm to canonical POS convert decimal maxterm to binary Z = Π A,B,C (,2,4,5) = Π A,B,C (,,,) replace s and s with variable and complement of variable, respectively, and sum = Π A,B,C (A+B+C, A+B +C, A +B+C, A +B+C ) Be sure to maintain input ordering then take the product of the individual sum terms = (A+B+C) (A+B +C) (A +B+C) (A +B+C ) Note that these last 2 steps are the dual of those for minterm to canonical SOP Canonical POS to maxterm just reverse the procedure above (9/7)

POS to SOP multiply like in regular algebra then apply P&Ts Z = (A+C) (A +B) = A (A +B)+C (A +B) using P5b = AA +AB+CA +CB using P5b (SOP but not minimal) = +AB+A C+CB using P6b = AB+A C+CB using P2a = AB+A C using T9a Canonical POS to SOP use same procedure (9/7)

SOP to canonical SOP Replace all missing variables in each product term with X+X, where X is the missing variable Recall: - X+X =, and - Y =Y, so we don t change the product term Z = AB+A C = A B +A C using P2b = A B (C+C )+A (B+B ) C using P6a then multiply = ABC+ABC +A BC+A B C using P5b = A B C+A BC+ABC +ABC using P3a (9/7) 2

Canonical SOP to minimal SOP apply P&Ts Z = A B C+A BC+ABC +ABC = A (B C+BC)+A (BC +BC) using P5b = A (C)+A (BC +BC) using T6a = A (C)+A (B) using T6a = A C+AB no change, just removed ( ) and = AB+A C using P3a Same for SOP to minimal SOP Problem: How to know when it s minimal? (9/7) 3

Non-SOP/non-POS to SOP apply P&Ts Z = (((A B) C) +D ) = ((A B) C)+D = ((A B) C) D using DeMorgan T8a = ((A B) C) D using T3 = ((A+B) C) D using DeMorgan T8b Note: this is a POS = ((A+B) C) D using T3 = (A+B ) C D no change, just removed ( ) = ACD+B CD (SOP) using P5b (9/7) 4

SOP to truth table: Place a logic in each truth table output entry whose input value satisfies a given product term = A k-variable product term will produce 2 n-k s in the truth table where n is the total number of input variables Repeat for all product terms POS to truth table: Place a logic in each truth table output entry whose input value satisfies a given sum term = A k-variable sum term will produce 2 n-k s in the truth table where n is the total number of input variables Repeat for all sum terms (9/7) 5

(9/7) 6 Using Truth Tables to Prove Theorems Consensus Theorem T9a: X Y+X Z+Y Z = X Y+X Z T9b: (X+Y) (X +Z) (Y+Z) = (X+Y) (X +Z) Output Z Y X Output Z Y X T9a: T9b: