Lecture 24. MOSFET Basics (Understanding with no math)

Similar documents
Bob York. Transistor Basics - MOSFETs

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

Field-Effect (FET) transistors

Chapter 10 Advanced CMOS Circuits

Lecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.)

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

The MOSFET Transistor

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. March 6, 2003

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005

Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by

BJT Ebers-Moll Model and SPICE MOSFET model

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

COMMON-SOURCE JFET AMPLIFIER

AN105. Introduction: The Nature of VCRs. Resistance Properties of FETs

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

Field Effect Transistors

W04 Transistors and Applications. Yrd. Doç. Dr. Aytaç Gören

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Lecture 060 Push-Pull Output Stages (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Integrated Circuits & Systems

Bipolar Junction Transistor Basics

Notes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits

Junction FETs. FETs. Enhancement Not Possible. n p n p n p

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Lecture 21: Junction Field Effect Transistors. Source Follower Amplifier

Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.

Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2

Bob York. Transistor Basics - BJTs

Digital Integrated Circuit (IC) Layout and Design - Week 3, Lecture 5

Power MOSFET Basics Abdus Sattar, IXYS Corporation

Bipolar Junction Transistors

BJT Characteristics and Amplifiers

An FET Audio Peak Limiter

AMPLIFIERS BJT BJT TRANSISTOR. Types of BJT BJT. devices that increase the voltage, current, or power level

05 Bipolar Junction Transistors (BJTs) basics

Lecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1

Application Note AN-940

Basic FET Ampli ers 6.0 PREVIEW 6.1 THE MOSFET AMPLIFIER

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Fundamentals of Microelectronics

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

An Introduction to the EKV Model and a Comparison of EKV to BSIM

V-I CHARACTERISTICS OF DIODE

LAB IV. SILICON DIODE CHARACTERISTICS

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

Fabrication and Characterization of N- and P-Type a-si:h Thin Film Transistors

Understanding Low Drop Out (LDO) Regulators

Diode Circuits. Operating in the Reverse Breakdown region. (Zener Diode)

Diodes and Transistors

5.11 THE JUNCTION FIELD-EFFECT TRANSISTOR (JFET)

David L. Senasack June, 2006 Dale Jackson Career Center, Lewisville Texas. The PN Junction

Features. Symbol JEDEC TO-220AB

Transistor amplifiers: Biasing and Small Signal Model

Understanding Diode Reverse Recovery and its Effect on Switching Losses

Physics 120 Lab 6: Field Effect Transistors - Ohmic region

Yrd. Doç. Dr. Aytaç Gören

Analog & Digital Electronics Course No: PH-218

Figure 1. Diode circuit model

Automotive MOSFETs in Linear Applications: Thermal Instability

Module 7 : I/O PADs Lecture 33 : I/O PADs

BIPOLAR JUNCTION TRANSISTORS

Field Effect Transistors and Noise

The 2N3393 Bipolar Junction Transistor

Biasing in MOSFET Amplifiers

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.

Lab 1 Diode Characteristics

The FET Constant-Current Source/Limiter. I D = ( V DS )(g oss ) (3) R L. g oss. where g oss = g oss (5) when V GS = 0 (6)

CHAPTER 2 POWER AMPLIFIER

The two simplest atoms. Electron shells and Orbits. Electron shells and Orbits

The MOS Transistor in Weak Inversion

OBJECTIVE QUESTIONS IN ANALOG ELECTRONICS

AN900 APPLICATION NOTE

Bi-directional level shifter for I²C-bus and other systems.

A Review of MOS Device Physics

CAR IGNITION WITH IGBTS

BUZ11. 30A, 50V, Ohm, N-Channel Power MOSFET. Features. [ /Title (BUZ1 1) /Subject. (30A, 50V, Ohm, N- Channel. Ordering Information

Current mirrors are commonly used for current sources in integrated circuit design. This section covers other current sources that are often seen.

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

MOS (metal-oxidesemiconductor) 李 2003/12/19

Semiconductors, diodes, transistors

JFET Characteristics

Lecture 12: DC Analysis of BJT Circuits.

MOSFET DEVICE MODELING FOR ANALOG CIRCUITS DESIGN

Power MOSFET Tutorial

g fs R D A V D g os g os

Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997

Inrush Current. Although the concepts stated are universal, this application note was written specifically for Interpoint products.

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Understanding the p-n Junction by Dr. Alistair Sproul Senior Lecturer in Photovoltaics The Key Centre for Photovoltaic Engineering, UNSW

TPN4R712MD TPN4R712MD. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev.4.0. Silicon P-Channel MOS (U-MOS )

Semiconductor I. Semiconductors. germanium. silicon

Theory of Transistors and Other Semiconductor Devices

SMA Compound Semiconductors Lecture 2 - Metal-Semiconductor Junctions - Outline Introduction

Peak Atlas DCA. Semiconductor Component Analyser Model DCA55. User Guide

Title : Analog Circuit for Sound Localization Applications

Join discussion of this test paper at

Evaluation of the Surface State Using Charge Pumping Methods

Practical Mosfet Testing for Audio

Transcription:

Lecture 24 MOSFET Basics (Understanding with no math) Reading: Pierret 17.1-17.2 and Jaeger 4.1-4.10 and Notes

Flow of current from Source to Drain is controlled by the Gate voltage. Control by the Gate voltage is achieved by modulating the conductivity of the semiconductor region just below the gate. This region is known as the channel

n-channel MOS Transistor p-channel MOS Transistor D + D - V DS V SD G + B + V BS G - B - V SB V GS S - V SG Note: All voltages are shown in their positive direction. Obviously, V YX =-V XY for any voltage G=Gate, D=Drain, S=Source, B=Body (substrate, but to avoid confusion with substrate, B is used) S +

Assume an n-channel (receives it s name from the type of channel present when current is flowing) device with its source and substrate grounded (i. e., V S =V B =0 V). For any value of V DS : when V GS <0 (accumulation), the source to drain path consists of two back to back diodes. One of these diodes is always reverse biased regardless of the drain voltage polarity. P-type when V GS <V T (depletion), there is a deficit of electrons and holes making the channel very highly resistive. => No Drain current can flow. High due to Depletion

Consider now the Inversion case: First, V DS = 0: when V GS > V T, an induced n- type region, an inversion layer, forms in the channel and electrically connects the source and drain. Inversion layer (n-type) P-type

Inversion case, V GS > V T (continued): When V DS >0, the induced n- type region allows current to flow between the source and drain. The induced channel ast like a simple resistor. Thus, this current, I D, depends linearly on the Drain voltage V D. This mode of operation is called the linear or triode * region. Inversion layer (n-type) P-type * Triode is a historical term from vacuum tube technology.

Inversion case, V GS > V T (continued): Drain current verses drain voltage when in the linear or triode * region.

Inversion case, V GS > V T (continued): When V DS increases a few tenths of a volt (>0): The depletion region near the drain widens (N+ drain is positively biased I.e. reverse biased with respect to the substrate). The electron concentration in the inversion layer near the drain decreases as they are sucked out by the Drain voltage. Channel conductance decreases resulting in a drop in the slope of the I D -V D curve. Reduced electron concentration in the Inversion layer near the drain P-type

Inversion case, V GS > V T (continued): MOS Transistor Drain current verses drain voltage for increasing V DS (still in the linear or triode region).

Inversion case, V GS > V T (continued): The inversion layer eventually vanishes near the drain end of the channel. This is called Pinch-Off and results in a Flat I D -V DS curve

Inversion case, V GS > V T (continued): I D -V DS curve for the Saturation Region The drain-source voltage, V DS, at which this occurs is called the saturation voltage, V sat while the current is called the saturation current, I Dsat. I Dsat

Inversion case, V GS > V T (continued): For V DS >V sat the channel length, L, effectively changes by a value L. The region of the channel, L is depleted and thus, is high resistivity. Accordingly, almost all voltage increases in V DS >V sat are dropped across this portion of the channel. High electric fields in this region act similarly to the collector-base junction in a BJT in active mode, stripping or collecting carriers from the channel.

Inversion case, V GS > V T (continued): If L<<L, the voltage at the end of the channel will be constant (V sat ) for all V DS >V sat. I D will be constant. If L~L, the voltage dropped across the the channel (V SAT ) varies greatly with V DS due to large modulations in the electric field across the pinched off region ( E=[V DS - V SAT ]/[ L]). In this case, I D increases slightly with V DS.

Finally, I D -V DS curves for various V GS : MOS Transistor V Dsat depends on V G

vs MOS Capacitor Bias Modes PMOS V GS V TP NMOS V TN V GS MOS Cap Accumulation Depletion Inversion MOSFET Cutoff Linear/Triode Saturation 0 V DSAT V DS