Basics of Digital Logic Design

Similar documents
1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Gates, Circuits, and Boolean Algebra

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Let s put together a Manual Processor

CHAPTER 3 Boolean Algebra and Digital Logic

BOOLEAN ALGEBRA & LOGIC GATES

Lecture 8: Synchronous Digital Systems

Binary Adders: Half Adders and Full Adders

Lecture 5: Gate Logic Logic Optimization

3.Basic Gate Combinations

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Basic Logic Gates Richard E. Haskell

Simplifying Logic Circuits with Karnaugh Maps

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Chapter 2 Logic Gates and Introduction to Computer Architecture

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Combinational circuits

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

2.0 Chapter Overview. 2.1 Boolean Algebra

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Counters and Decoders

Digital Systems. Syllabus 8/18/2010 1

ANALOG & DIGITAL ELECTRONICS

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

7. Latches and Flip-Flops

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

CS311 Lecture: Sequential Circuits

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

Digital Electronics Detailed Outline

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Figure 8-1 Four Possible Results of Adding Two Bits

Logic in Computer Science: Logic Gates

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

The components. E3: Digital electronics. Goals:

Memory Systems. Static Random Access Memory (SRAM) Cell

Counters are sequential circuits which "count" through a specific state sequence.

Chapter 7 Memory and Programmable Logic

Programming Logic controllers

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

CSE140: Midterm 1 Solution and Rubric

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Microprocessor & Assembly Language

Understanding Logic Design

ENGI 241 Experiment 5 Basic Logic Gates

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

Lab 1: Full Adder 0.0

Digital Logic Elements, Clock, and Memory Elements

ASYNCHRONOUS COUNTERS

Two-level logic using NAND gates

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

Module 3: Floyd, Digital Fundamental

Sistemas Digitais I LESI - 2º ano

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Memory Basics. SRAM/DRAM Basics

Lesson 12 Sequential Circuits: Flip-Flops

DEPARTMENT OF INFORMATION TECHNLOGY

BINARY CODED DECIMAL: B.C.D.

RAM & ROM Based Digital Design. ECE 152A Winter 2012

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

Decimal Number (base 10) Binary Number (base 2)

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Advanced Logic Design Techniques in Asynchronous Sequential Circuit Synthesis

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

COMBINATIONAL CIRCUITS

ECE380 Digital Logic

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

CSE140 Homework #7 - Solution

(Refer Slide Time: 00:01:16 min)

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Chapter 10 Advanced CMOS Circuits

Upon completion of unit 1.1, students will be able to

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

EE360: Digital Design I Course Syllabus

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Flip-Flops, Registers, Counters, and a Simple Processor

8.2. Solution by Inverse Matrix Method. Introduction. Prerequisites. Learning Outcomes

CHAPTER 11: Flip Flops

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

DESIGN OF GATE NETWORKS

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

Content Map For Career & Technology

CSE140: Components and Design Techniques for Digital Systems

Combinational Logic Design

CMOS Binary Full Adder

Logic Reference Guide

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1

Transcription:

CSE 675.2: Introduction to Computer Architecture Basics of Digital Logic Design Presentation D Study: B., B2, B.3 Slides by Gojko Babi From transistors to chips Chips from the bottom up: Basic building block: the transistor = on/off switch Digital signals voltage levels high/low Transistors are used to build logic gates Logic gates make up functional and control units Microprocessors contain several functional and control units This section provides an introduction into digital logic Combinatorial and sequential logic Boolean algebra and truth tables Basic logic circuits: Decoders, multiplexers, latches, flip-flops Simple register design Presentation D 2

Logic operation Signals, Logic Operations and Gates Rather than referring to voltage levels of signals, we shall consider signals that are logically or (or asserted or de-asserted). NOT A A AND A B A and B OR A B A or B XOR A B A xor B Gates Output is iff: Input is Both inputs are s At least one input is Inputs are not equal Gates are simplest digital logic circuits, and they implement basic logic operations (functions). Gates are designed using transistors. Gates are used to build more complex circuits that implement more complex logic functions. 3 Classification of Logic Functions/Circuits Combinational logic functions (circuits): any number of inputs and outputs outputs y i depend only on current values of inputs x i Logic equations may be used to define a logic function. Example: A logic function with 4 inputs and 2 outputs y = (x + (x 2 *x 3 )) + ((x 3 *x 4 )*x ) y 2 = (x + (x 2 *x 4 )) + ((x *x 2 )*x 3 ) * used for and, + used for or For sequential functions (circuits): outputs depend on current values of inputs and some internal states. Any logic function (circuit) can be realized using only and, or and not operations (gates). nand and nor operations (gates) are universal. g. babic Presentation D 4 2

Basic Laws of Boolean Algebra Identity laws: A + = A A * = A Zero and one laws: A + = A * = Commutative laws: A + B = B+A A * B = B * A Inverse laws: A + A = A * A = Associative laws: A + (B + C) = (A + B) + C A * (B * C) = (A * B) * C Distributive laws : A * (B + C) = (A * B) + (A * C) A + (B * C) = (A + B) * (A + C) DeMorgan s laws: (A + B) = A * B (A * B) = A + B g. babic Presentation D 5 Simple Circuit Design: Example Given logic equations, it is easy to design a corresponding circuit y = (x + (x 2 *x 3 )) + ((x 3 *x 4 )*x ) = x + (x 2 *x 3 ) + (x 3 *x 4 *x ) y 2 = (x + (x 2 *x 4 )) + ((x *x 2 )*x 3 ) = x + (x 2 *x 4 ) + (x *x 2 *x 3 ) g. babic Presentation D 6 3

Truth Tables Another way (in addition to logic equations) to define functionality Problem: their sizes grow exponentially with number of inputs. inputs outputs x x 2 x 3 y y 2 What are logic equations corresponding to this table? y = x + x 2 + x 3 y 2 = x * x 2 * x 3 Design corresponding circuit. g. babic Presentation D 7 Logic Equations in Sum of Products Form Systematic way to obtain logic equations from a given truth table. inputs outputs x x 2 x 3 y y 2 A product term is included for each row where y i has value A product term includes all input variables. At the end, all product terms are ored y = x *x 2 *x 3 + x *x 2 *x 3 + x *x 2 *x + x 3 *x 2 *x 3 y 2 = x *x 2 *x 3 + x *x 2 *x 3 + x *x 2 *x 3 + x *x 2 *x 3 + x *x 2 *x 3 g. babic Presentation D 8 4

Programmable Logic Array - PLA PLA structured logic implementation g. babic Presentation D 9 Circuit Logic Equation Truth Table For the given logic circuit find its logic equation and truth table. x x2 x3 x x 2 x 3 y y = x *x 2 + x 2 *x 3 y Note that y column above is identical to y column Slide 8. Thus, the given logic function may be defined with different logic equations and then designed by different circuits. g. babic Presentation D 5

Minimization Using Boolean Laws Consider one of previous logic equations: y = x *x 2 *x 3 + x *x 2 *x 3 + x *x 2 *x 3 + x *x 2 *x 3 = x *x 2 *(x 3 + x 3 ) + x 2 *x 3 *(x + x ) = x *x 2 + x 2 *x 3 But if we start grouping in some other way we may not end up with the minimal equation. g. babic Presentation D Gray codes a.k.a. reflected code binary numeral system in which two successive values differ by only one digit 4-bit Gray code 2-bit Gray code 3-bit Gray code Presentation D 2 6

Minimization Using Karnaugh Maps (/4) Provides more formal way to minimization Includes 3 steps. Form Karnaugh maps from the given truth table. There is one Karnaugh map for each output variable. 2. Group all s into as few groups as possible with groups as large as possible. 3. each group makes one term of a minimal logic equation for the given output variable. Forming Karnaugh maps using Gray code The key idea in forming the map is that horizontally and vertically adjacent squares correspond to input variables that differ in one variable only. Thus, a value for the first column (row) can be arbitrary, but labeling of adjacent columns (rows) should be such that those values differ in the value of only one variable. g. babic Presentation D 3 Minimization Using Karnaugh Maps (2/4) Grouping (This step is critical) When two adjacent squares contain s, they indicate the possibility of an algebraic simplification and they may be combined in one group of two. Similarly, two adjacent pairs of s may be combined to form a group of four, then two adjacent groups of four can be combined to form a group of eight, and so on. In general, the number of squares in any valid group must be equal to 2 k. Note that one can be a member of more than one group and keep in mind that you should end up with as few groups as possible, which are as large as possible. Finding Product Terms The product term that corresponds to a given group is the product of variables whose values are constant in the group. If the value of input variable x i is for the group, then x i is entered in the product, while if x i has value for the group, then x i is entered in the product. g. babic Presentation D 4 7

Minimization Using Karnaugh Maps (3/4) Example : Given truth table, find minimal circuit x x 2 x 3 y x x2 x3 y = x *x 2 + x 2 *x 3 g. babic Presentation D 5 Minimization Using Karnaugh Maps (4/4) Example 2: Example 3: x x 2 x x 2 x 3 x 4 y = x *x 3 + x 2 x 3 Example 4: y = x *x 2 *x 3 + x *x 2 *x 4 + x 2 *x 3 *x 4 x x 2 x 3 x 4 y = x *x 4 + x 2 *x 3 *x 4 + x *x 2 *x 3 *x 4 Presentation D 6 8