Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits

Similar documents
1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Gates, Circuits, and Boolean Algebra

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Lecture 5: Gate Logic Logic Optimization

Chapter 10 Advanced CMOS Circuits

The MOSFET Transistor

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Simplifying Logic Circuits with Karnaugh Maps

CSE140: Components and Design Techniques for Digital Systems

ECE124 Digital Circuits and Systems Page 1

BOOLEAN ALGEBRA & LOGIC GATES

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

Figure 8-1 Four Possible Results of Adding Two Bits

Two-level logic using NAND gates

Lec 2: Gates and Logic

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

CSE140: Midterm 1 Solution and Rubric

Understanding Logic Design

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Upon completion of unit 1.1, students will be able to

DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING

Digital Logic Elements, Clock, and Memory Elements

Digital Electronics Detailed Outline

Logic gates. Chapter. 9.1 Logic gates. MIL symbols. Learning Summary. In this chapter you will learn about: Logic gates

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

3.Basic Gate Combinations

Field-Effect (FET) transistors

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

Notes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits

CHAPTER 3 Boolean Algebra and Digital Logic

Sum-of-Products and Product-of-Sums expressions

Ladder and Functional Block Programming

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

(1) /30 (2) /30 (3) /40 TOTAL /100

Karnaugh Maps (K-map) Alternate representation of a truth table

Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

Lecture 8: Synchronous Digital Systems

CMOS Binary Full Adder

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

Elementary Logic Gates

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Basic Logic Gates Richard E. Haskell

ENGI 241 Experiment 5 Basic Logic Gates

Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.

DESIGN OF GATE NETWORKS

what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Layout of Multiple Cells

Content Map For Career & Technology

LOW POWER MULTIPLEXER BASED FULL ADDER USING PASS TRANSISTOR LOGIC

Introduction to Semiconductor Manufacturing Technology. Chapter 1, Introduction. Hong Xiao, Ph. D.

Bob York. Transistor Basics - MOSFETs

Sequential 4-bit Adder Design Report

Combinational circuits

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Analog & Digital Electronics Course No: PH-218

Module 7 : I/O PADs Lecture 33 : I/O PADs

6. BOOLEAN LOGIC DESIGN

Chapter 2 Logic Gates and Introduction to Computer Architecture

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Sistemas Digitais I LESI - 2º ano

2.0 Chapter Overview. 2.1 Boolean Algebra

MM54C150 MM74C Line to 1-Line Multiplexer

Introduction to Digital Logic with Laboratory Exercises

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

ANALOG & DIGITAL ELECTRONICS

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Introduction to CMOS VLSI Design

CH3 Boolean Algebra (cont d)

Boolean Algebra Part 1

Logic in Computer Science: Logic Gates

Chapter 7 Memory and Programmable Logic

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

MOS Transistors as Switches

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Unit 3 Boolean Algebra (Continued)

Binary Adders: Half Adders and Full Adders

HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER

CHAPTER 16 MEMORY CIRCUITS

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Combinational Logic Design Process

HT7660. CMOS Switched-Capacitor Voltage Converter. Features. Applications. General Description. Block Diagram

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

Chapter 3 Digital Basics

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Binary full adder. 2-bit ripple-carry adder. CSE 370 Spring 2006 Introduction to Digital Design Lecture 12: Adders

Layout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i

Transcription:

Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University See: P&H ppendix C.2 and C.3 (lso, see C.0 and C.1)

Goals for Today From Switches to Logic Gates to Logic Circuits Logic Gates From switches Truth Tables Logic Circuits Identity Laws From Truth Tables to Circuits (Sum of Products) Logic Circuit Minimization lgebraic Manipulations Truth Tables (Karnaugh Maps) Transistors (electronic switch)

switch cts as a conductor or insulator Can be used to build amazing things The ombe used to break the German Enigma machine during World War II

asic uilding locks: Switches to Logic Gates + - Either (OR) Truth Table Light OFF OFF OFF ON ON OFF ON ON oth (ND) + - Light OFF OFF OFF ON ON OFF ON ON

asic uilding locks: Switches to Logic Gates Either (OR) OR - Truth Table Light OFF OFF OFF ON ON OFF ON ON oth (ND) ND - Light OFF OFF OFF ON ON OFF ON ON

asic uilding locks: Switches to Logic Gates Either (OR) OR - Truth Table Light 0 0 0 1 1 0 0 = OFF 1 = ON 1 1 oth (ND) ND - Light 0 0 0 1 1 0 1 1

asic uilding locks: Switches to Logic Gates OR George oole,(1815-1864) ND Did you know? George oole Inventor of the idea of logic gates. He was born in Lincoln, England and he was the son of a shoemaker in a low class family.

Takeaway inary (two symbols: true and false) is the basis of Logic Design

uilding Functions: Logic Gates NOT: In Out ND: OR: Out 0 0 0 0 1 0 1 0 0 1 1 1 Out 0 0 0 0 1 1 1 0 1 1 1 1 Logic Gates digital circuit that either allows a signal to pass through it or not. Used to build logic functions There are seven basic logic gates: ND, OR, NOT, NND (not ND), NOR (not OR), XOR, and XNOR (not XOR) [later]

uilding Functions: Logic Gates NOT: In Out 0 1 1 0 ND: OR: Out 0 0 0 0 1 0 1 0 0 1 1 1 Out 0 0 0 0 1 1 1 0 1 1 1 1 Logic Gates digital circuit that either allows a signal to pass through it or not. Used to build logic functions There are seven basic logic gates: ND, OR, NOT, NND (not ND), NOR (not OR), XOR, and XNOR (not XOR) [later]

uilding Functions: Logic Gates NOT: In Out 0 1 1 0 ND: Out 0 0 0 0 1 0 1 0 0 NND: Out 0 0 1 0 1 1 1 0 1 OR: 1 1 1 Out 0 0 0 0 1 1 NOR: 1 1 0 Out 0 0 1 0 1 0 1 0 1 1 0 0 1 1 1 1 1 0 Logic Gates digital circuit that either allows a signal to pass through it or not. Used to build logic functions There are seven basic logic gates: ND, OR, NOT, NND (not ND), NOR (not OR), XOR, and XNOR (not XOR) [later]

ctivity#1.: Logic Gates Fill in the truth table, given the following Logic Circuit made from Logic ND, OR, and NOT gates. What does the logic circuit do? a b Out a b Out

ctivity#1: Logic Gates Fill in the truth table, given the following Logic Circuit made from Logic ND, OR, and NOT gates. What does the logic circuit do? a b d Out 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 a d b Out

Goals for Today From Switches to Logic Gates to Logic Circuits Logic Gates From switches Truth Tables Logic Circuits Identity Laws From Truth Tables to Circuits (Sum of Products) Logic Circuit Minimization lgebraic Manipulations Truth Tables (Karnaugh Maps) Transistors (electronic switch)

Next Goal Given a Logic function, create a Logic Circuit that implements the Logic Function and, with the minimum number of logic gates Fewer gates: cheaper ($$$) circuit!

Logic Gates NOT: In Out 0 1 1 0 ND: OR: XOR: L ogic Equations Out 0 0 0 0 1 0 1 0 0 1 1 1 Out 0 0 0 0 1 1 1 0 1 1 1 1 Out 0 0 0 0 1 1 1 0 1 Constants: true = 1, false 1 1 = 0 Variables: a, b, out, Operators (above): ND, OR, NOT, etc.

Logic Gates NOT: In Out 0 1 1 0 ND: OR: XOR: L ogic Equations Out 0 0 0 0 1 0 1 0 0 1 1 1 Out 0 0 0 0 1 1 1 0 1 1 1 1 Out 0 0 0 0 1 1 1 0 1 NND: NOR: Constants: true = 1, false 1 1 = 0 Variables: a, b, out, Operators (above): ND, OR, NOT, etc. XNOR: Out 0 0 1 0 1 1 1 0 1 1 1 0 Out 0 0 1 0 1 0 1 0 0 1 1 0 Out 0 0 1 0 1 0 1 0 0 1 1 1

Logic Equations NOT: out = ā =!a = a ND: out = a b = a & b = a b OR: out = a + b = a b = a b XOR: out = a b = ab + āb Logic Equations Constants: true = 1, false = 0 Variables: a, b, out, Operators (above): ND, OR, NOT, etc.

Logic Equations NOT: out = ā =!a = a ND: out = a b = a & b = a b NND: out = a b =!(a & b) = (a b) OR: out = a + b = a b = a b XOR: out = a b = ab + āb NOR: out = a + b =!(a b) = (a b) XNOR: out = a b = ab + ab Logic Equations Constants: true = 1, false = 0 Variables: a, b, out, Operators (above): ND, OR, NOT,. etc.

Identities Identities useful for manipulating logic equations For optimization & ease of implementation a + 0 = a + 1 = a + ā = a 0 = a 1 = a ā =

Identities Identities useful for manipulating logic equations For optimization & ease of implementation (a + b) = (a b) = a + a b = a(b+c) = a(b + c) =

Logic Manipulation functions: gates truth tables equations Example: (a+b)(a+c) = a + bc a b c 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1

Takeaway inary (two symbols: true and false) is the basis of Logic Design More than one Logic Circuit can implement same Logic function. Use lgebra (Identities) or Truth Tables to show equivalence.

Next Goal How to standardize minimizing logic circuits?

Logic Minimization How to implement a desired logic function? a b c out 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 0

Logic Minimization How to implement a desired logic function? a b c out 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 0 minterm a b c a b c a b c a b c a b c a b c a b c a b c 1) Write minterm s 2) sum of products: OR of all minterms where out=1

Karnaugh Maps How does one find the most efficient equation? Manipulate algebraically until? Use Karnaugh maps (optimize visually) Use a software optimizer For large circuits Decomposition & reuse of building blocks

Minimization with Karnaugh maps (1) a b c out 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 0 Sum of minterms yields? out =

Minimization with Karnaugh maps (2) a b c out 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 0 c ab 00 01 11 10 Sum of minterms yields? out = Karnaugh maps identify which inputs are (ir)relevant to the output 0 1 0 0 0 1 1 1 0 1

Minimization with Karnaugh maps (2) a b c out 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 0 c ab 00 01 11 10 0 1 0 0 0 1 1 1 0 1 Sum of minterms yields? out = Karnaugh map minimization Cover all 1 s Group adjacent blocks of 2 n 1 s that yield a rectangular shape Encode the common features of the rectangle out = ab + ac

Karnaugh Minimization Tricks (1) c ab 0 1 ab c 0 1 00 01 11 10 0 1 1 1 0 0 1 0 00 01 11 10 1 1 1 1 0 0 1 0 Minterms can overlap out = Minterms can span 2, 4, 8 or more cells out =

Karnaugh Minimization Tricks (2) cd ab 00 01 11 10 00 01 11 10 0 0 0 0 1 0 0 1 1 0 0 1 0 0 0 0 The map wraps around out = cd ab 00 01 11 10 00 01 11 10 1 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 out =

Karnaugh Minimization Tricks (3) cd ab 00 01 11 10 00 01 11 10 0 0 0 0 1 x x x 1 x x 1 0 0 0 0 Don t care values can be interpreted individually in whatever way is convenient assume all x s = 1 out = cd ab 00 01 11 10 00 01 11 10 1 0 0 x 0 x x 0 0 x x 0 1 0 0 1 assume middle x s = 0 assume 4 th column x = 1 out =

Multiplexer a b d a b d out 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 multiplexer selects between multiple inputs out = a, if d = 0 out = b, if d = 1 uild truth table Minimize diagram Derive logic diagram

Takeaway inary (two symbols: true and false) is the basis of Logic Design More than one Logic Circuit can implement same Logic function. Use lgebra (Identities) or Truth Tables to show equivalence. ny logic function can be implemented as sum of products. Karnaugh Maps minimize number of gates.

Goals for Today From Transistors to Gates to Logic Circuits Logic Gates From transistors Truth Tables Logic Circuits Identity Laws From Truth Tables to Circuits (Sum of Products) Logic Circuit Minimization lgebraic Manipulations Truth Tables (Karnaugh Maps) Transistors (electronic switch)

NMOS and PMOS Transistors NMOS Transistor V D V D = 0V V G V G = V Supply V G = 0 V PMOS Transistor V supply V supply V supply V S = V supply V G VG = V Supply V G = 0 V V S = 0 V Closed switch When V G = V supply Connect source to drain when V G = V supply N-channel transistor V D Connect source to drain when V G = 0 V P-channel transistor V S : voltage at the source V D : voltage at the drain V supply : max voltage (aka a logical 1) (ground): min voltage (aka a logical 0) V D = V supply Closed switch When V G = 0 V

NMOS and PMOS Transistors NMOS Transistor D D = 0 G G = 1 G = 0 PMOS Transistor V supply S = V supply V supply V supply G G = 1 G = 0 S = 0V Closed switch When V G = V supply Connect source to drain when gate = 1 N-channel transistor D Connect source to drain when gate = 0 P-channel transistor V S : voltage at the source V D : voltage at the drain V supply : max voltage (aka a logical 1) (ground): min voltage (aka a logical 0) D = 1 Closed switch When V G = 0 V

Inverter Vdd = hi Function: NOT out = 0 Called an inverter Vss = gnd Symbol: in out Out 0 1 1 0 Truth table Useful for taking the inverse of an input CMOS: complementary-symmetry metal oxide semiconductor

NND Gate Vdd Vdd Function: NND Symbol: out a b out out 0 0 1 1 0 1 0 1 1 1 1 0 Vss

NOR Gate Vdd Function: NOR Symbol: out a b out out 0 0 1 1 0 0 0 1 0 1 1 0 Vss Vss

uilding Functions (Revisited) NOT: ND: OR: NND and NOR are universal Can implement any function with NND or just NOR gates useful for manufacturing

uilding Functions (Revisited) NOT: a ND: OR: a b a b NND and NOR are universal Can implement any function with NND or just NOR gates useful for manufacturing

Logic Gates One can buy gates separately ex. 74xxx series of integrated circuits cost ~$1 per chip, mostly for packaging and testing Cumbersome, but possible to build devices using gates put together manually

Then and Now http://www.theregister.co.uk/2010/02/03/intel_westmere_ep_preview/ The first transistor on a workbench at T&T ell Labs in 1947 ardeen, rattain, and Shockley n Intel Westmere 1.17 billion transistors 240 square millimeters Six processing cores

Summary Most modern devices are made from billions of on /off switches called transistors We will build a processor in this course! Transistors made from semiconductor materials: MOSFET Metal Oxide Semiconductor Field Effect Transistor NMOS, PMOS Negative MOS and Positive MOS CMOS Complimentary MOS made from PMOS and NMOS transistors Transistors used to make logic gates and logic circuits We can now implement any logic circuit Can do it efficiently, using Karnaugh maps to find the minimal terms required Can use either NND or NOR gates to implement the logic circuit Can use P- and N-transistors to implement NND or NOR gates

ig Picture: bstraction Hide complexity through simple abstractions Simplicity ox diagram represents inputs and outputs Complexity Hides underlying P- and N-transistors and atomic interactions Vdd a in out d out Vss b in out a d b out