Testing Digital Systems I



Similar documents
Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

ECE380 Digital Logic

BOOLEAN ALGEBRA & LOGIC GATES

Digital Circuit Design

Lecture 8: Synchronous Digital Systems

Introduction to VLSI Testing

Binary Adders: Half Adders and Full Adders

DIGITAL LOGIC CURRENT FLOW

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Gates, Circuits, and Boolean Algebra

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

CSE140: Midterm 1 Solution and Rubric

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

Thomas Jefferson High School for Science and Technology Program of Studies Foundations of Computer Science. Unit of Study / Textbook Correlation

Design Verification & Testing Design for Testability and Scan

Elementary Logic Gates

Introduction. The Quine-McCluskey Method Handout 5 January 21, CSEE E6861y Prof. Steven Nowick

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

A New Paradigm for Synchronous State Machine Design in Verilog

Testing Low Power Designs with Power-Aware Test Manage Manufacturing Test Power Issues with DFTMAX and TetraMAX

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576


Module-I Lecture-I Introduction to Digital VLSI Design Flow

VLSI Design Verification and Testing

Universal Test Generation Using Fault Tbples*

IMPLEMENTATION OF BACKEND SYNTHESIS AND STATIC TIMING ANALYSIS OF PROCESSOR LOCAL BUS(PLB) PERFORMANCE MONITOR

Copyright 2013 wolfssl Inc. All rights reserved. 2

Lecture 5: Gate Logic Logic Optimization

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

COWLEY COLLEGE & Area Vocational Technical School

Combinational Logic Design

Karnaugh Maps (K-map) Alternate representation of a truth table

Logic in Computer Science: Logic Gates

ENGI 241 Experiment 5 Basic Logic Gates

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Sequential Logic: Clocks, Registers, etc.

CS311 Lecture: Sequential Circuits

Let s put together a Manual Processor

CHAPTER 3 Boolean Algebra and Digital Logic

7. Latches and Flip-Flops

ISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 3, May 2013

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

(1) /30 (2) /30 (3) /40 TOTAL /100

Verification of Triple Modular Redundancy (TMR) Insertion for Reliable and Trusted Systems

An Observability Branch Coverage Metric Based on Dynamic Factored Use-Define Chains

Digital Systems. Syllabus 8/18/2010 1

Certification Authorities Software Team (CAST) Position Paper CAST-13

Digital Systems. Role of the Digital Engineer

Latch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Chapter 9 Latches, Flip-Flops, and Timers

HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER

Simplifying Logic Circuits with Karnaugh Maps

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Qualitative modeling of biological systems

Computer Science 160 Fall WEC Semester 2012 Introduction to Computer Science and Communication

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

ASYNCHRONOUS COUNTERS

Western Philosophy of Social Science

Magic Word. Possible Answers: LOOSER WINNER LOTTOS TICKET. What is the magic word?

School of Computing and Information Sciences

DEPENDABILITY STUDY OF THE ERP SYSTEM

EE360: Digital Design I Course Syllabus

The Analysis Method about Change Domain of Business Process Model Based on the Behavior Profile of Petri Net

Lecture 7: Clocking of VLSI Systems

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram


MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Requirements-Based Testing - Cause-Effect Graphing. Gary E. Mogyorodi, B.Math., M.B.A. Principal Consultant. Software Testing Services

Topics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology

Grade descriptions Computer Science Stage 1

Class XII (Theory) C++

COMBINATIONAL CIRCUITS

(Refer Slide Time: 00:01:16 min)

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Resolution. Informatics 1 School of Informatics, University of Edinburgh

Implementation and Design of AES S-Box on FPGA

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

Clocking. Figure by MIT OCW Spring /18/05 L06 Clocks 1

A Second Undergraduate Course in Digital Logic Design: The Datapath+Controller-Based Approach

Combinational Logic Design Process

COMPUTER SCIENCE 1999 (Delhi Board)

Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells

X. Dealing with Signature Differences

Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems

Figure 8-1 Four Possible Results of Adding Two Bits

NAND and NOR Implementation

Dependability Driven Integration of Mixed Criticality SW Components

LOGISTICS & SUPPLY CHAIN MANAGEMENT

Academic year: 2015/2016 Code: IES s ECTS credits: 6. Field of study: Electronics and Telecommunications Specialty: -

Transcription:

Testing igital Systems I Testing igital Systems I Lecture 8: Boolean Testing Using Fault Models ( Algorithm) Instructor: M. Tahoori Copyright 2, M. Tahoori TS I: Lecture 8 Specific-Fault Oriented Test Generation Three Approaches Internal Line Values Assigned ( Algorithm) (Roth-966) -cubes Bridging faults Logic gate function change faults Input Values Assigned (POEM) (Goel 98) X-Path-Check Path propagation constraints to limit ATPG search space Backtracing Input and Internal Values Assigned (FAN) (Fujiwara) Efficiently constrained backtarce Copyright 2, M. Tahoori TS I: Lecture 8 2 Lecture 8

Testing igital Systems I Fault Cone Fault Cone and -frontier Set of hardware affected by fault -frontier Set of gates closest to POs with fault effect(s) at input(s) -frontier Fault Cone Copyright 2, M. Tahoori TS I: Lecture 8 3 Algorithm Copyright 2, M. Tahoori TS I: Lecture 8 4 Lecture 8 2

Testing igital Systems I -Algorithm -- Roth IBM (966) Fundamental concepts invented: First complete ATPG algorithm -Cube -Calculus Implications forward and backward Implication stack Backtrack Test Search Space Copyright 2, M. Tahoori TS I: Lecture 8 5 Algorithm Assigning internal line values : Test for Stuck-at- on Lower Input to Gate B Activate Fault Put on Faulty Lead Copyright 2, M. Tahoori TS I: Lecture 8 6 Lecture 8 3

Testing igital Systems I Algorithm Test for Stuck-at- on Lower Input to Gate B Implication Record Effects of Previous Assignments Copyright 2, M. Tahoori TS I: Lecture 8 7 Algorithm Propagation Select Path to Propagate to Output Single versus Multiple Path Propagation Copyright 2, M. Tahoori TS I: Lecture 8 8 Lecture 8 4

Testing igital Systems I Algorithm Propagation Assign Required Gate Input Values s on other inputs of OR, NOR Gates with or Input s on other inputs of AN, NAN Gates with or Input Copyright 2, M. Tahoori TS I: Lecture 8 9 Line Justification Find Input Assignment to Place Value v on Line g Path Tracing Approach Propagate Signals using Element Functions Must Choose Element Input Values and Paths Primitive cube of an element (gate) with output Z List of prime implicants of Z and Z' AN A B Z NAN A B Z Implication (no choices) ecision (choices) Copyright 2, M. Tahoori TS I: Lecture 8 Lecture 8 5

Testing igital Systems I Algorithm Line Justification Assign Required Gate Input Values on lower input of C to give on output Copyright 2, M. Tahoori TS I: Lecture 8 Implication Algorithm Record Effects of Previous Assignments Test is U,V,Y,Z =,,,d IFFICULTY Internal Line Values May be Inconsistent Copyright 2, M. Tahoori TS I: Lecture 8 2 Lecture 8 6

Testing igital Systems I Algorithm Test for Stuck-at- on Gate A Output Activate Fault Put on Faulty Lead Copyright 2, M. Tahoori TS I: Lecture 8 3 Algorithm Test for Stuck-at- on Gate A Output Implication Record Effects of Previous Assignments Copyright 2, M. Tahoori TS I: Lecture 8 4 Lecture 8 7

Testing igital Systems I Algorithm Test for Stuck-at- on Gate A Output Propagation Select Path to Propagate to Output Copyright 2, M. Tahoori TS I: Lecture 8 5 Algorithm Propagation Assign Required Gate Input Values s on other inputs of OR, NOR Gates with or Input s on other inputs of AN, NAN Gates with or Input Copyright 2, M. Tahoori TS I: Lecture 8 6 Lecture 8 8

Testing igital Systems I Algorithm Test for Stuck-at- on Gate A Output Implication Record Effects of Previous Assignments Copyright 2, M. Tahoori TS I: Lecture 8 7 Algorithm Test for Stuck-at- on Gate A Output Propagation Select Alternate Path to Propagate to Output Copyright 2, M. Tahoori TS I: Lecture 8 8 Lecture 8 9

Testing igital Systems I Algorithm Test for Stuck-at- on Gate A Output Implication Record Effects of Previous Assignments Test is U,V,Y,Z =,,, Copyright 2, M. Tahoori TS I: Lecture 8 9 Calculus Copyright 2, M. Tahoori TS I: Lecture 8 2 Lecture 8

Testing igital Systems I Singular Cover Singular Cover Minimal set of input signal assignments to show essential prime implicants of Karnaugh map Gate AN 2 3 Inputs A B X X Output d Gate NOR 2 3 Inputs d e X X Output F Copyright 2, M. Tahoori TS I: Lecture 8 2 Algorithm -Cube A collapsed truth table entry AN gate Rows & 3 Reverse inputs And two cubes Interchange and A B d Copyright 2, M. Tahoori TS I: Lecture 8 22 Lecture 8

Testing igital Systems I Algorithm Intersection efines how different -cubes can coexist for different gates in logic circuit If one cube assigns a specific signal value, the other cubes must assign either that same value or X = X = X = = X = X = X X = X, φ represent incompatible assignments μ, λ represent incompatibility if both present X φ φ X X μ λ λ μ Copyright 2, M. Tahoori TS I: Lecture 8 23 Algorithm Primitive -cube of Failure (PF) Models fault including SA: represented by SA: represented by : AN gate PF for output SA is PFs for output SA are X, X Propagation -cube Models conditions under which fault effect propagates through gate Copyright 2, M. Tahoori TS I: Lecture 8 24 Lecture 8 2

Testing igital Systems I Implication Procedure. Model fault with appropriate PF 2. Select propagation -cubes to propagate fault effect to a PO (-drive procedure) 3. Select singular cover cubes to justify internal circuit signals (Consistency procedure) Algorithm s main problem Selects cubes and singular covers arbitrarily Copyright 2, M. Tahoori TS I: Lecture 8 25 Algorithm Copyright 2, M. Tahoori TS I: Lecture 8 26 Lecture 8 3