Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor

Similar documents
CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

The MOSFET Transistor

Field-Effect (FET) transistors

Bob York. Transistor Basics - MOSFETs

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by

Chapter 10 Advanced CMOS Circuits

Lecture 8 MOSFET(I) MOSFET I-V CHARACTERISTICS

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

BJT Ebers-Moll Model and SPICE MOSFET model

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. October 6, 2005

Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2

Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.

Notes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

Lecture 9 - MOSFET (I) MOSFET I-V Characteristics. March 6, 2003

COMMON-SOURCE JFET AMPLIFIER

Features. Symbol JEDEC TO-220AB

Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Basic FET Ampli ers 6.0 PREVIEW 6.1 THE MOSFET AMPLIFIER

Field Effect Transistors

CHAPTER 10 Fundamentals of the Metal Oxide Semiconductor Field Effect Transistor

Lecture 9 MOSFET(II) MOSFET I-V CHARACTERISTICS(contd.)

Junction FETs. FETs. Enhancement Not Possible. n p n p n p

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

W04 Transistors and Applications. Yrd. Doç. Dr. Aytaç Gören

Lecture 060 Push-Pull Output Stages (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

AN105. Introduction: The Nature of VCRs. Resistance Properties of FETs

Integrated Circuits & Systems

BUZ11. 30A, 50V, Ohm, N-Channel Power MOSFET. Features. [ /Title (BUZ1 1) /Subject. (30A, 50V, Ohm, N- Channel. Ordering Information

Lecture 12: DC Analysis of BJT Circuits.

An Introduction to the EKV Model and a Comparison of EKV to BSIM

3. Diodes and Diode Circuits. 3. Diodes and Diode Circuits TLT-8016 Basic Analog Circuits 2005/2006 1

DE N06A RF Power MOSFET

5.11 THE JUNCTION FIELD-EFFECT TRANSISTOR (JFET)

Diode Circuits. Operating in the Reverse Breakdown region. (Zener Diode)

MOS Transistors as Switches

Lecture 090 Large Signal MOSFET Model (3/24/10) Page 090-1

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

Digital Integrated Circuit (IC) Layout and Design - Week 3, Lecture 5

Bipolar Junction Transistors

N-Channel 20-V (D-S) 175 C MOSFET

BJT Characteristics and Amplifiers

Lecture 21: Junction Field Effect Transistors. Source Follower Amplifier

Power MOSFET Basics Abdus Sattar, IXYS Corporation

Fundamentals of Microelectronics

Biasing in MOSFET Amplifiers

Series and Parallel Circuits

N-Channel 40-V (D-S) 175 C MOSFET

MRF175GU MRF175GV The RF MOSFET Line 200/150W, 500MHz, 28V

N-Channel 60-V (D-S), 175 C MOSFET

05 Bipolar Junction Transistors (BJTs) basics

IRLR8743PbF IRLU8743PbF HEXFET Power MOSFET

V DSS R DS(on) max Qg. 30V 3.2mΩ 36nC

Understanding Low Drop Out (LDO) Regulators

IRF6201PbF. HEXFET Power MOSFET V DS 20 V. R DS(on) max mω. Q g (typical) 130 nc 27 A. Absolute Maximum Ratings

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

Application Note AN-940

ECE124 Digital Circuits and Systems Page 1

IRF840. 8A, 500V, Ohm, N-Channel Power MOSFET. Features. Ordering Information. Symbol. Packaging. Data Sheet January 2002

RF Power LDMOS Transistors Enhancement--Mode Lateral MOSFETs

Power MOSFET. IRF510PbF SiHF510-E3 IRF510 SiHF510. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 100 V Gate-Source Voltage V GS ± 20

C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

IRF150 [REF:MIL-PRF-19500/543] 100V, N-CHANNEL. Absolute Maximum Ratings

Power MOSFET FEATURES. IRF610PbF SiHF610-E3 IRF610 SiHF610. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 200 V Gate-Source Voltage V GS ± 20

Power MOSFET FEATURES. IRF740PbF SiHF740-E3 IRF740 SiHF740. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 400 V Gate-Source Voltage V GS ± 20

CHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS

IRLR8729PbF IRLU8729PbF

Yrd. Doç. Dr. Aytaç Gören

Field Effect Transistors and Noise

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Power MOSFET FEATURES. IRF520PbF SiHF520-E3 IRF520 SiHF520. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 100 V Gate-Source Voltage V GS ± 20

Final data. Maximum Ratings Parameter Symbol Value Unit

Inrush Current. Although the concepts stated are universal, this application note was written specifically for Interpoint products.

Current mirrors are commonly used for current sources in integrated circuit design. This section covers other current sources that are often seen.

TSM2N7002K 60V N-Channel MOSFET

A Review of MOS Device Physics

SIPMOS Small-Signal-Transistor

Fully Differential CMOS Amplifier

C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

IRF A, 100V, Ohm, N-Channel Power MOSFET. Features. Ordering Information. Symbol. Packaging. Data Sheet January 2002

Design of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications

Supplement Reading on Diode Circuits. edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf

Power MOSFET. IRF9520PbF SiHF9520-E3 IRF9520 SiHF9520. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS V Gate-Source Voltage V GS ± 20

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

LAB IV. SILICON DIODE CHARACTERISTICS

Lower Conduction Losses Low Thermal Resistance to PCB ( 0.5 C/W)

Automotive MOSFETs in Linear Applications: Thermal Instability

AUTOMOTIVE MOSFET. C Soldering Temperature, for 10 seconds 300 (1.6mm from case )

A I DM. W/ C V GS Gate-to-Source Voltage ± 12. Thermal Resistance Symbol Parameter Typ. Max. Units

An FET Audio Peak Limiter

N-Channel 60-V (D-S) MOSFET

STW20NM50 N-CHANNEL Tjmax Ω - 20ATO-247 MDmesh MOSFET

MOS (metal-oxidesemiconductor) 李 2003/12/19

STP80NF55-08 STB80NF55-08 STB80NF N-CHANNEL 55V Ω - 80A D2PAK/I2PAK/TO-220 STripFET II POWER MOSFET

RoHS Compliant Containing no Lead, no Bromide and no Halogen. IRF9310PbF SO8 Tube/Bulk 95 IRF9310TRPbF SO8 Tape and Reel 4000

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

IRF5305PbF. HEXFET Power MOSFET V DSS = -55V. R DS(on) = 0.06Ω I D = -31A

Lab 1 Diode Characteristics

N-channel enhancement mode TrenchMOS transistor

Transcription:

Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1

Introduction Why we call it Transistor? The name came as an abbreviation of the device function Transfer Resistor Input Voltage Scaled with a predefined Trans-conductance gain Output Current MOS-FET: Metal Oxide Semiconductor- Field Effect Transistor 2

MOS-FET Transistor Physical Structure 3

Physical Structure MOS: Metal-Oxide-Semiconductor FourTerminal Device: Drain, Source, Gate and Bulk (Body). Drain and Source are of the same Semiconductor type (N or P), while the Body is made of the opposite type (P or N) Gate is a metal plate with Silicon dioxide beneath. N-MOS (Source and Drain are N-Type) 4 Sedra/Smith Copyright 2010 by Oxford University Press, Inc.

Physical Structure MOS: Metal-Oxide-Semiconductor (Cont.) The Gate current is always ZERO (Capacitance) Current flows only from Drain to Source as the vertical PN junctions (Body-Drain and Body-Source) are ALWAYS reverse biased In order for a current to flow from Drain to source, A Channel must be formed (resistance). Applying PositiveV GS creates this channel Enhancement NMOS is ON V GS >? 5 Sedra/Smith Copyright 2010 by Oxford University Press, Inc.

Physical Structure MOS: Metal-Oxide-Semiconductor (Cont.) Applying positive V GS attracts the electrons in the P-Substrate: which causes inversion in the semi-conductor type beneath the gate An N-channel is created and the electrons can move from Drain to Source The minimum voltage required to create this N-Channel is called: Threshold VoltageV T Enhancement NMOS is ON V GS >V T (Threshold Voltage) I DS 0 6 Sedra/Smith Copyright 2010 by Oxford University Press, Inc.

MOS-FET Transistor I-V Characteristics and Modes of Operation 7

N-MOS I-V Characteristics N-MOS: Drain and Source are N-type Semiconductor Body (Bulk) and Source are connected together Gate current is always ZERO (Behaves as Ideal Capacitor) Enhancement N-MOS Circuit Symbol (Bulk and Source are connected together) 8

N-MOS I-V Characteristics For V GS >V T : N-channel is created between the Drain and Source In presence of a voltage difference between the Drain and Source V DS >0,current will flow Current will flow from the Drain to the Source of the MOS transistor, we call it I DS (I DS >0) 9

N-MOS I-V Characteristics Increasing V GS changes the N-Channel resistivity and thus increases the charge carrier concentration (I DS increases) Increasing V DS changes the charge carrier distribution in the channel and thus I DS increases, we call this Linear Mode (Triode) Further increase of V DS won t change the current as the channel is pinched off, Saturation Mode 10

Enhancement N-MOS I-V Characteristics I DS versus V GS I DS versus V DS Assuming V DS >0 Assuming V GS is Varying 11 Figures from Lecture notes of Dr. Hassan Moustafa and Dr. Soliman Awad

N-MOS Modes of Operation Mode Gate-to- Source Voltage Drain Current Drain-to-Source Voltage Cutoff/OFF V GS < V T I DS 0 ItsValue is irrelevant Triode/Linear V GS > V T I DS = K V GS V T V DS 2 V DS 2 V DS < V GS V T V GD > V T Saturation I DS = K 2 V GS V T 2 V DS > V GS V T V GD < V T K = k n W L k n : Process Trans-conductance Parameter [ma/v 2 ] W: Channel Width L: Channel Length W/L: Aspect Ratio 12

MOS-FET Transistor Types Physical Structure, I-V Characteristics and Modes of Operation 13

Depletion N-MOS Physical Structure Artificial Channel (Transistor is normally ON) 14 Figure from Lecture notes of Dr. Hassan Mostafa (Semiconductor Technology) Depletion N-MOS Circuit Symbol (Bulk and Source are connected together)

Depletion N-MOS I-V Characteristics I DS versus V DS and V GS Assuming V DS >0 Figure from Lecture notes of Dr. Hassan Mostafa (Semiconductor Technology) 15

Enhancement P-MOS Physical Structure P-MOS: Drain and Source are P-type Semiconductor Bulk and Source are connected together Current flows from Source to Drain Enhancement P-MOS Circuit Symbol (Bulk and Source are connected together) 16

Enhancement P-MOS I-V Characteristics I SD versus V SD andv SG Figure from Lecture notes of Prof. Soliman Mahmoud 17

Depletion P-MOS Physical Structure Artificial Channel (Transistor is normally ON) Figure from Dr. Hassan Mostafa Lecture (Semiconductor Technology) Depletion P-MOS Circuit Symbol (Bulk and Source are connected together) 18

Depletion P-MOS I-V Characteristics I SD versus V SD andv SG Figure from Lecture notes of Dr. Hassan Mostafa (Semiconductor Technology) 19

P-MOS Modes of Operation Mode Source-to- Gate Voltage Drain Current Source-to-Drain Voltage Cutoff/OFF V SG < V TP I SD 0 ItsValue is irrelevant Triode/Linear V SG > V TP I SD = K V SG V TP V SD V SD 2 2 V SD < V SG V TP V DG > V TP Saturation I SD = K 2 V SG V TP 2 V SD > V SG V TP V DG < V TP K = k p W L k p : Process Trans-conductance Parameter [ma/v 2 ] W: Channel Width L: Channel Length W/L: Aspect Ratio 20

Calculating MOS DC Operating Point? Rules and Exercises 21

Example Find the DC Operating Point for the MOS? Given: V DD = 10V, V T = 1 V and K =1 ma/v 2 Solution: V DD 10M R=5K M 10M 6 K (I DS =0.5mA, V DS =4.5V, V GS =2 V, Sat. mode) 22

Example Steps of Solution: Write KVL in Input Loop (V GS ) Write KVL in Output Loop (V DS ) Assume MOS mode of operation Use the I-V Characteristics of the mode you have assumed Solve the three equations simultaneously Verify your Assumption!!! 23

Example Find V out for V in = 1V, 4V, and 8V for the shown circuit? Assuming V DD = 10V, V T = 2 V and K=0.5mA/V 2 Solution: V DD R=5K V out Vin M (Ans. 10 V, 5 V, 0.659 V) 24