High Speed Communication Circuits and Systems Lecture 9 Low Noise Amplifiers
|
|
- Jonah Hunter
- 7 years ago
- Views:
Transcription
1 High Speed Communication Circuits and Systems Lecture 9 Low Noise Amplifiers Michael H. Perrott March 3, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1
2 Narrowband LNA Design for Wireless Systems From Antenna and Bandpass Filter PC board trace Z o Package Interface Z in LNA To Mixer Design Issues - Noise Figure impacts receiver sensitivity - Linearity (IIP3) impacts receiver blocking performance - Gain high gain reduces impact of noise from components that follow the LNA (such as the mixer) - Power match want Z in = Z o (usually = 50 Ohms) - Power want low power dissipation - Bandwidth need to pass the entire RF band for the intended radio application (i.e., all of the relevant channels) - Sensitivity to process/temp variations need to make it manufacturable in high volume 2
3 Our Focus in This Lecture From Antenna and Bandpass Filter PC board trace Z o Package Interface Z in LNA To Mixer Designing for low Noise Figure Achieving a good power match Hints at getting good IIP3 Impact of power dissipation on design Tradeoff in gain versus bandwidth 3
4 Our Focus: Inductor Degenerated Amp Source i nout e ns L g Z gs v gs C gs g m v gs i ndg Source I out L deg L g M 1 v in L deg V bias Same as amp in Lecture 7 except for inductor degeneration - Note that noise analysis in Tom Lee s book does not include inductor degeneration (i.e., Table 11.1) 4
5 Recall Small Signal Model for Noise Calculations G I out D S Z g G Z gs v gs C gs i out g m v gs D i ndg Z g Z deg S Z deg 5
6 Key Assumption: Design for Power Match Z in L g I out M 1 v in L deg V bias Input impedance (from Lec 6) Real! Set to achieve pure resistance = at frequency w o 6
7 Process and Topology Parameters for Noise Calculation Source i nout e ns L g Z gs v gs C gs g m v gs i ndg L deg Process parameters - For 0.18 CMOS, we will assume the following Circuit topology parameters Z g and Z deg 7
8 Calculation of Z gs Source i nout e ns L g Z gs v gs C gs g m v gs i ndg L deg 8
9 Calculation of Source i nout e ns L g Z gs v gs C gs g m v gs i ndg L deg = 9
10 Calculation of Z gsw By definition Calculation 10
11 Calculation of Output Current Noise Step 3: Plug in values to noise expression for i ndg 11
12 Compare Noise With and Without Inductor Degeneration Source i nout e ns L g Z gs v gs C gs g m v gs i ndg L deg From Lecture 7, we derived for L deg = 0, w o2 = 1/(L g C gs ) We now have for (g m /C gs )L deg =, w o2 = 1/((L g + L deg )C gs ) 12
13 Derive Noise Factor for Inductor Degenerated Amp Source i nout e ns L g Z gs v gs C gs g m v gs i ndg L deg Recall the alternate expression for Noise Factor derived in Lecture 8 We now know the output noise due to the transistor noise - We need to determine the output noise due to the source resistance 13
14 Output Noise Due to Source Resistance Source i nout e ns L g Z in Z gs v gs C gs g m v gs i ndg L deg 14
15 Noise Factor for Inductor Degenerated Amplifier Noise Factor scaling coefficient 15
16 Noise Factor Scaling Coefficient Versus Q Noise Factor Scaling Coefficient Noise Factor Scaling Coefficient Versus Q for 0.18 μ NMOS Device c = -j0 c = -j0.55 c = -j1 Achievable values as a function of Q under the constraints that 1 = w o (L g +L deg )C gs g m C gs L deg = Q Note: 1 Q = 2 w o C gs 16
17 Achievable Noise Figure in 0.18 with Power Match Suppose we desire to build a narrowband LNA with center frequency of 1.8 GHz in 0.18 CMOS (c=-j0.55) - From Hspice at V gs = 1 V with NMOS (W=1.8, L=0.18 ) measured g m =871 S, C gs = 2.9 ff - Looking at previous curve, with Q 2 we achieve a Noise Factor scaling coefficient
18 Component Values for Minimum NF with Power Match Assume = 50 Ohms, Q = 2, f o = 1.8 GHz, f t = 47.8 GHz - C gs calculated as - L deg calculated as - L g calculated as 18
19 Have We Chosen the Correct Bias Point? (V gs = 1V) 4.5 V gs, g m, and g do versus Current Density for 0.18μ NMOS V gs I d M 1 W L = 1.8μ 0.18μ g m and g do (milliamps/volts) and V gs (Volts) Chosen bias point is V gs = 1 V Lower power Lower f t Lower IIP3 g do Lower g m Higher power Higher f t Higher IIP3 g do Higher g m g do V gs g m Note: IIP3 is also a function of Q Current Density (microamps/micron) 19
20 Calculation of Bias Current for Example Design Calculate current density from previous plot Calculate W from Hspice simulation (assume L=0.18 m) - Could also compute this based on C ox value Calculate bias current - Problem: this is not low power!! 20
21 We Have Two Handles to Lower Power Dissipation Key formulas Lower current density, I den - Benefits - Negatives Lower W - Benefit: lower power - Negatives 21
22 First Step in Redesign Lower Current Density, I den 4.5 V gs, g m, and g do versus Current Density for 0.18μ NMOS V gs I d M 1 W L = 1.8μ 0.18μ g m and g do (milliamps/volts) and V gs (Volts) New bias point is V gs = 0.8 V g do V gs g m Current Density (microamps/micron) Need to verify that IIP3 still OK (once we know Q) 22
23 Recalculate Process Parameters Assume that the only thing that changes is g m /g do and f t - From previous graph (I den = 100 A/ m) We now need to replot the Noise Factor scaling coefficient - Also plot over a wider range of Q Noise Factor scaling coefficient 23
24 Update Plot of Noise Factor Scaling Coefficient Noise Factor Scaling Coefficient Versus Q for 0.18 μ NMOS Device 18 Noise Factor Scaling Coefficient Achievable values as a function of Q under the constraints that 1 = w o (L g +L deg )C gs c = -j0.55 c = -j0 c = -j1 g m C gs L deg = Q Note: 1 Q = 2 w o C gs 24
25 Second Step in Redesign Lower W Recall I bias can be related to Q as We previously chose Q = 2, let s now choose Q = 6 - Cuts power dissipation by a factor of 3! - New value of W is one third the old one 25
26 Power Dissipation and Noise Figure of New Design Power dissipation - At 1.8 V supply Noise Figure - f t previously calculated, get scaling coeff. from plot 26
27 Updated Component Values Assume = 50 Ohms, Q = 6, f o = 1.8 GHz, f t = 42.8 GHz - C gs calculated as - L deg calculated as - L g calculated as 27
28 Inclusion of Load (Resonant Tank) Add output load to achieve voltage gain - Note: in practice, use cascode device We re ignoring C gd in this analysis i nout R e ns L s g L L R L C L i out v out v in Z in Z gs v gs C gs g m v gs i ndg L L R L C L L deg L g I out V out M 1 v in L deg V bias 28
29 Calculation of Gain Assume load tank resonates at frequency w o L L R L C L v out i nout R e ns L s g i out v in Z in Z gs v gs C gs g m v gs i ndg Assume Z in = L deg 29
30 Setting of Gain Parameters g m and Q were set by Noise Figure and IIP3 considerations - Note that Q is of the input matching network, not the amplifier load R L is the free parameter use it to set the desired gain - Note that higher R L for a given resonant frequency and capacitive load will increase Q L (i.e., Q of the amplifier load) There is a tradeoff between amplifier bandwidth and gain - Generally set R L according to overall receiver noise and IIP3 requirements (higher gain is better for noise) Very large gain (i.e., high Q L ) is generally avoided to minimize sensitivity to process/temp variations that will shift the center frequency 30
31 The Issue of Package Parasitics Noise Voltage L bondwire2 Equivalent Source L ext L bondwire3 L L R L C L V out Noise Current Mixer and Other Circuits M 1 v in V bias L deg Noise Current Noise Voltage L bondwire1 Bondwire (and package) inductance causes two issues - Value of degeneration inductor is altered - Noise from other circuits couples into LNA 31
32 Differential LNA L L R L C L C L R L L L L g V out V out L g M 1 M 2 v in 2 L deg L deg -v in 2 V bias I bias Advantages - Value of L deg is now much better controlled - Much less sensitivity to noise from other circuits Disadvantages - Twice the power as the single-ended version - Requires differential input at the chip 32
33 Note: Be Generous with Substrate Contact Placement To L deg To L g To amplifer load GND Substrate Contact G S D N + N + GND Substrate Contact e nrsub e nrsub Hot electrons and other noise Having an abundance of nearby substrate contacts helps in three ways - Reduces possibility of latch up issues - Lowers ub and its associated noise Impacts LNA through backgate effect (g mb ) - Absorbs stray electrons from other circuits that will otherwise inject noise into the LNA Negative: takes up a bit extra area ub P - ub Hot electrons and other noise 33
34 Another CMOS LNA Topology Consider increasing g m for a given current by using both PMOS and NMOS devices - Key idea: re-use of current g m I d g m1 +g m2 I d /2 I d I d /2 (1/2)W/L M 2 g m1 +g m2 I d /2 W/L M 1 Issues M 1 (1/2)W/L - PMOS device has poorer transconductance than NMOS for a given amount of current, and f t is lower - Not completely clear there is an advantage to using this technique, but published results are good See A. Karanicolas, A 2.7 V 900-MHz CMOS LNA and Mixer, JSSC, Dec 1996 M 2 (1/2)W/L (1/2)W/L M 1 I d /2 34
35 Biasing for LNA Employing Current Re-Use Stage 1 Stage 2 R big1 M 4 M 2 V out1 V out2 I bias V rf Matching Network C big1 M 1 R big2 C big3 C big2 M 3 opamp V ref PMOS is biased using a current mirror NMOS current adjusted to match the PMOS current Note: not clear how the matching network is achieving a 50 Ohm match - Perhaps parasitic bondwire inductance is degenerating the PMOS or NMOS transistors? 35
36 Another Recent Approach Feedback from output to base of transistor provides another degree of freedom L L R L C L V out v in C bypass Q 1 L deg α α < 1 For details, check out: - Rossi, P. et. Al., A 2.5 db NF Direct-Conversion Receiver Front-End for HiperLan2/IEEE802.11a, ISSCC 2004, pp
37 Broadband LNA Design High Speed Broadband Signal PC board trace Z o Package Interface Z in LNA Most broadband systems are not as stringent on their noise requirements as wireless counterparts Equivalent input voltage is often specified rather than a Noise Figure Typically use a resistor to achieve a broadband match to input source - We know from Lecture 8 that this will limit the noise figure to be higher than 3 db For those cases where low Noise Figure is important, are there alternative ways to achieve a broadband match? 37
38 Recall Noise Factor Calculation for Resistor Load Source Source e nrs e nrl v in R L v out v nout R L Total output noise Total output noise due to source Noise Factor 38
39 Noise Figure For Amp with Resistor in Feedback Source R f Source e nrs R f e nrf V in V ref A V out incremental ground A V nout Total output noise (assume A is large) Total output noise due to source (assume A is large) Noise Factor 39
40 Input Impedance For Amp with Resistor in Feedback Source R f e nrf e nrs A V nout Recall from Miller effect discussion that Z in If we choose Z in to match, then Therefore, Noise Figure lowered by being able to choose a large value for R f since 40
41 Example Series-Shunt Amplifier R in R out R f R L v in V bias v x M 1 R 1 v out Recall that the above amplifier was analyzed in Lecture 5 Tom Lee points out that this amplifier topology is actually used in noise figure measurement systems such as the Hewlett-Packard 8970A - It is likely to be a much higher performance transistor than a CMOS device, though 41
42 Recent Broadband LNA Approaches Can create broadband matching networks using LC-ladder filter design techniques CMOS example: R L L L M 3 V bias2 M 2 V out L 1 C 1 L g M 1 C p I bias v in L 2 C 2 V bias L deg See Bevilacqua et. al, An Ultra-Wideband CMOS LNA for 3.1 to 10.6 GHz Wireless Receivers, ISSC 2004, pp
43 Recent Broadband LNA Approaches (Continued) Bipolar example: R L L L C 3 M 3 V bias2 Q 2 R 1 V out C 2 V bias3 C4 Q 1 L deg2 C 1 L 1 v in L deg V bias See Ismail et. al., A 3 to 10 GHz LNA Using a Wideband LC-ladder Matching Network, ISSCC 2004, pp
BIASING OF CONSTANT CURRENT MMIC AMPLIFIERS (e.g., ERA SERIES) (AN-60-010)
BIASING OF CONSTANT CURRENT MMIC AMPLIFIERS (e.g., ERA SERIES) (AN-60-010) Introduction The Mini-Circuits family of microwave monolithic integrated circuit (MMIC) Darlington amplifiers offers the RF designer
More informationChapter 8 Differential and Multistage Amplifiers. EE 3120 Microelectronics II
1 Chapter 8 Differential and Multistage Amplifiers Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4.
More informationChapter 6. CMOS Class-E Power Amplifier
Chapter 6 CMOS Class-E Power Amplifier 6.0 Introduction Last few years have seen an increase in the popularity of the wireless communication systems. As a result, the demand for compact, low-cost, and
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationHigh-Frequency Integrated Circuits
High-Frequency Integrated Circuits SORIN VOINIGESCU University of Toronto CAMBRIDGE UNIVERSITY PRESS CONTENTS Preface, page xiii Introduction l 1.1 High-frequency circuits in wireless, fiber-optic, and
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationEqualization/Compensation of Transmission Media. Channel (copper or fiber)
Equalization/Compensation of Transmission Media Channel (copper or fiber) 1 Optical Receiver Block Diagram O E TIA LA EQ CDR DMUX -18 dbm 10 µa 10 mv p-p 400 mv p-p 2 Copper Cable Model Copper Cable 4-foot
More informationCHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS
CHAPTER 10 OPERATIONAL-AMPLIFIER CIRCUITS Chapter Outline 10.1 The Two-Stage CMOS Op Amp 10.2 The Folded-Cascode CMOS Op Amp 10.3 The 741 Op-Amp Circuit 10.4 DC Analysis of the 741 10.5 Small-Signal Analysis
More informationA 2.4GHz Cascode CMOS Low Noise Amplifier
A 2.4GHz Cascode CMOS Low Noise Amplifier Gustavo Campos Martins Universidade Federal de Santa Catarina Florianopolis, Brazil gustavocm@ieee.org Fernando Rangel de Sousa Universidade Federal de Santa Catarina
More informationDesign of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications
Design of a Fully Differential Two-Stage CMOS Op-Amp for High Gain, High Bandwidth Applications Rajkumar S. Parihar Microchip Technology Inc. Rajkumar.parihar@microchip.com Anu Gupta Birla Institute of
More informationS-Band Low Noise Amplifier Using the ATF-10136. Application Note G004
S-Band Low Noise Amplifier Using the ATF-10136 Application Note G004 Introduction This application note documents the results of using the ATF-10136 in low noise amplifier applications at S band. The ATF-10136
More informationA 1 to 2 GHz, 50 Watt Push-Pull Power Amplifier Using SiC MESFETs. high RF power. densities and cor- capacitances per watt.
From June 2006 High Frequency Electronics Copyright 2006 Summit Technical Media A 1 to 2 GHz, 50 Watt Push-Pull Power Amplifier Using SiC MESFETs By Raymond S. Pengelly and Carl W. Janke Cree, Inc. Because
More informationFully Differential CMOS Amplifier
ECE 511 Analog Electronics Term Project Fully Differential CMOS Amplifier Saket Vora 6 December 2006 Dr. Kevin Gard NC State University 1 Introduction In this project, a fully differential CMOS operational
More informationSimple Broadband Solid-State Power Amplifiers
Simple Broadband Solid-State Power Amplifiers Paul Wade W1GHZ 2014 w1ghz@arrl.net Recently, I was working on some VHF and UHF solid-state power amplifiers using LDMOS devices. These devices only take a
More informationPIEZO FILTERS INTRODUCTION
For more than two decades, ceramic filter technology has been instrumental in the proliferation of solid state electronics. A view of the future reveals that even greater expectations will be placed on
More informationAnalysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization
Analysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization Shubhara Yewale * and R. S. Gamad ** * (Department of Electronics & Instrumentation
More informationA Wideband mm-wave CMOS Receiver for Gb/s Communications Employing Interstage Coupled Resonators
A Wideband mm-wave CMOS Receiver for Gb/s Communications Employing Interstage Coupled Resonators Federico Vecchi 1,2, Stefano Bozzola 3, Massimo Pozzoni 4, Davide Guermandi 5, Enrico Temporiti 4, Matteo
More informationAPPLICATION BULLETIN
APPLICATION BULLETIN Mailing Address: PO Box 11400, Tucson, AZ 85734 Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 Tel: (520) 746-1111 Telex: 066-6491 FAX (520) 889-1510 Product Info: (800) 548-6132
More informationNano Stepping Notch Filter Jim Hagerman 02 01 12
Nano Stepping Notch Filter Jim Hagerman 02 01 12 INTRODUCTION I worked out equations for the von Newman style high power notch filter. This design is tunable over a fairly wide range, but less than an
More informationConstructing a precision SWR meter and antenna analyzer. Mike Brink HNF, Design Technologist.
Constructing a precision SWR meter and antenna analyzer. Mike Brink HNF, Design Technologist. Abstract. I have been asked to put together a detailed article on a SWR meter. In this article I will deal
More informationUnderstanding Power Splitters
Understanding Power Splitters how they work, what parameters are critical, and how to select the best value for your application. Basically, a 0 splitter is a passive device which accepts an input signal
More informationBJT Amplifier Circuits
JT Amplifier ircuits As we have developed different models for D signals (simple large-signal model) and A signals (small-signal model), analysis of JT circuits follows these steps: D biasing analysis:
More informationSince any real component also has loss due to the resistive component, the average power dissipated is 2 2R
Quality factor, Q Reactive components such as capacitors and inductors are often described with a figure of merit called Q. While it can be defined in many ways, it s most fundamental description is: Q
More information6.101 Final Project Report Class G Audio Amplifier
6.101 Final Project Report Class G Audio Amplifier Mark Spatz 4/3/2014 1 1 Introduction For my final project, I designed and built a 150 Watt audio amplifier to replace the underpowered and unreliable
More informationSmall Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2
Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 I SD = µ pcox( VSG Vtp)^2(1 + VSDλ) 2 From this equation it is evident that I SD is a function
More informationTransistor Amplifiers
Physics 3330 Experiment #7 Fall 1999 Transistor Amplifiers Purpose The aim of this experiment is to develop a bipolar transistor amplifier with a voltage gain of minus 25. The amplifier must accept input
More informationReading: HH Sections 4.11 4.13, 4.19 4.20 (pgs. 189-212, 222 224)
6 OP AMPS II 6 Op Amps II In the previous lab, you explored several applications of op amps. In this exercise, you will look at some of their limitations. You will also examine the op amp integrator and
More informationEECS 240 Topic 7: Current Sources
EECS 240 Analog Integrated Circuits Topic 7: Current Sources Bernhard E. Boser,Ali M. Niknejad and S.Gambini Department of Electrical Engineering and Computer Sciences Bias Current Sources Applications
More informationBipolar Transistor Amplifiers
Physics 3330 Experiment #7 Fall 2005 Bipolar Transistor Amplifiers Purpose The aim of this experiment is to construct a bipolar transistor amplifier with a voltage gain of minus 25. The amplifier must
More information2.996/6.971 Biomedical Devices Design Laboratory Lecture 2: Fundamentals and PCB Layout
2.996/6.971 Biomedical Devices Design Laboratory Lecture 2: Fundamentals and PCB Layout Instructor: Hong Ma Sept. 12, 2007 Fundamental Elements Resistor (R) Capacitor (C) Inductor (L) Voltage Source Current
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-2 Transistor
More informationThe front end of the receiver performs the frequency translation, channel selection and amplification of the signal.
Many receivers must be capable of handling a very wide range of signal powers at the input while still producing the correct output. This must be done in the presence of noise and interference which occasionally
More informationChapter 19 Operational Amplifiers
Chapter 19 Operational Amplifiers The operational amplifier, or op-amp, is a basic building block of modern electronics. Op-amps date back to the early days of vacuum tubes, but they only became common
More informationApplication Note Noise Frequently Asked Questions
: What is? is a random signal inherent in all physical components. It directly limits the detection and processing of all information. The common form of noise is white Gaussian due to the many random
More informationMEASUREMENT UNCERTAINTY IN VECTOR NETWORK ANALYZER
MEASUREMENT UNCERTAINTY IN VECTOR NETWORK ANALYZER W. Li, J. Vandewege Department of Information Technology (INTEC) University of Gent, St.Pietersnieuwstaat 41, B-9000, Gent, Belgium Abstract: Precision
More informationMAS.836 HOW TO BIAS AN OP-AMP
MAS.836 HOW TO BIAS AN OP-AMP Op-Amp Circuits: Bias, in an electronic circuit, describes the steady state operating characteristics with no signal being applied. In an op-amp circuit, the operating characteristic
More informationRF Network Analyzer Basics
RF Network Analyzer Basics A tutorial, information and overview about the basics of the RF Network Analyzer. What is a Network Analyzer and how to use them, to include the Scalar Network Analyzer (SNA),
More informationBJT Amplifier Circuits
JT Amplifier ircuits As we have developed different models for D signals (simple large-signal model) and A signals (small-signal model), analysis of JT circuits follows these steps: D biasing analysis:
More informationApplication Note TDx510x
App.Note, V 1.0, Jan 2004 Application Note TDx510x Version 1.0 Wireless Communication Never stop thinking. Edition 2004-01-28 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München,
More informationImpedance Matching and Matching Networks. Valentin Todorow, December, 2009
Impedance Matching and Matching Networks Valentin Todorow, December, 2009 RF for Plasma Processing - Definition of RF What is RF? The IEEE Standard Dictionary of Electrical and Electronics Terms defines
More informationMRF175GU MRF175GV The RF MOSFET Line 200/150W, 500MHz, 28V
Designed for broadband commercial and military applications using push pull circuits at frequencies to 500 MHz. The high power, high gain and broadband performance of these devices makes possible solid
More information6.976 High Speed Communication Circuits and Systems Lecture 1 Overview of Course
6.976 High Speed Communication Circuits and Systems Lecture 1 Overview of Course Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Wireless Systems Direct conversion
More informationAn Introduction to the EKV Model and a Comparison of EKV to BSIM
An Introduction to the EKV Model and a Comparison of EKV to BSIM Stephen C. Terry 2. 3.2005 Integrated Circuits & Systems Laboratory 1 Overview Characterizing MOSFET operating regions EKV model fundamentals
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.5
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.5 10.5 Broadband ESD Protection Circuits in CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering Department, University of
More informationLaboratory #5: RF Filter Design
EEE 194 RF Laboratory Exercise 5 1 Laboratory #5: RF Filter Design I. OBJECTIVES A. Design a third order low-pass Chebyshev filter with a cutoff frequency of 330 MHz and 3 db ripple with equal terminations
More informationLecture 23 - Frequency Response of Amplifiers (I) Common-Source Amplifier. December 1, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 231 Lecture 23 Frequency Response of Amplifiers (I) CommonSource Amplifier December 1, 2005 Contents: 1. Introduction 2. Intrinsic frequency
More information*For stability of the feedback loop, the differential gain must vary as
ECE137a Lab project 3 You will first be designing and building an op-amp. The op-amp will then be configured as a narrow-band amplifier for amplification of voice signals in a public address system. Part
More informationApplication Notes FREQUENCY LINEAR TUNING VARACTORS FREQUENCY LINEAR TUNING VARACTORS THE DEFINITION OF S (RELATIVE SENSITIVITY)
FREQUENY LINEAR TUNING VARATORS FREQUENY LINEAR TUNING VARATORS For several decades variable capacitance diodes (varactors) have been used as tuning capacitors in high frequency circuits. Most of these
More informationApplication Note SAW-Components
Application Note SAW-Components Principles of SAWR-stabilized oscillators and transmitters. App: Note #1 This application note describes the physical principle of SAW-stabilized oscillator. Oscillator
More informationUnderstanding Power Splitters
Understanding Power Splitters How they work, what parameters are critical, and how to select the best value for your application. Basically, a 0 splitter is a passive device which accepts an input signal
More informationEVALUATION KIT AVAILABLE Single-Chip Global Positioning System Receiver Front-End BIAS CBIAS GND GND RFIN GND GND IFSEL
19-3469; Rev 2; 4/08 EVALUATION KIT AVAILABLE Single-Chip Global Positioning System General Description The complete single-chip global positioning system (GPS) RF front-end utilizes many innovative and
More informationElectronics. Discrete assembly of an operational amplifier as a transistor circuit. LD Physics Leaflets P4.2.1.1
Electronics Operational Amplifier Internal design of an operational amplifier LD Physics Leaflets Discrete assembly of an operational amplifier as a transistor circuit P4.2.1.1 Objects of the experiment
More informationLM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.
LM 358 Op Amp S k i l l L e v e l : I n t e r m e d i a t e OVERVIEW The LM 358 is a duel single supply operational amplifier. As it is a single supply it eliminates the need for a duel power supply, thus
More informationLAB 12: ACTIVE FILTERS
A. INTRODUCTION LAB 12: ACTIVE FILTERS After last week s encounter with op- amps we will use them to build active filters. B. ABOUT FILTERS An electric filter is a frequency-selecting circuit designed
More informationLecture 24. Inductance and Switching Power Supplies (how your solar charger voltage converter works)
Lecture 24 Inductance and Switching Power Supplies (how your solar charger voltage converter works) Copyright 2014 by Mark Horowitz 1 Roadmap: How Does This Work? 2 Processor Board 3 More Detailed Roadmap
More informationFrequency Response of Filters
School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 2 Frequency Response of Filters 1 Introduction Objectives To
More informationTransistor Characteristics and Single Transistor Amplifier Sept. 8, 1997
Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997 1 Purpose To measure and understand the common emitter transistor characteristic curves. To use the base current gain
More information11: AUDIO AMPLIFIER I. INTRODUCTION
11: AUDIO AMPLIFIER I. INTRODUCTION The properties of an amplifying circuit using an op-amp depend primarily on the characteristics of the feedback network rather than on those of the op-amp itself. A
More informationSimple Method of Changing the Frequency Range of a Power Amplifier Circuit
Freescale Semiconductor Application Note AN4859 Rev. 0, 8/2014 Simple Method of Changing the Frequency Range of a Power Amplifier Circuit Amplifier designers often face the challenge of modifying an existing
More informationDesigning the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor
Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor Abstract This paper provides information about the NEWCARD connector and board design
More informationLecture 18: Common Emitter Amplifier. Maximum Efficiency of Class A Amplifiers. Transformer Coupled Loads.
Whites, EE 3 Lecture 18 Page 1 of 10 Lecture 18: Common Emitter Amplifier. Maximum Efficiency of Class A Amplifiers. Transformer Coupled Loads. We discussed using transistors as switches in the last lecture.
More informationInductors in AC Circuits
Inductors in AC Circuits Name Section Resistors, inductors, and capacitors all have the effect of modifying the size of the current in an AC circuit and the time at which the current reaches its maximum
More informationLecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.
Whites, EE 320 Lecture 30 Page 1 of 8 Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors. There are two different environments in which MOSFET amplifiers are found, (1) discrete circuits and
More informationFour quadrant diode front end module for the Virgo Linear Alignment 3/ 30 mw, plus configuration
NI K HEF NATIONAL INSTITUTE FOR NUCLEAR AND HIGH ENERGY PHYSICS Four quadrant diode front end module for the Virgo Linear Alignment 3/ 30 mw, plus configuration Find the most recent files and related files
More informationHigh Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications
White paper High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications Written by: C. R. Swartz Principal Engineer, Picor Semiconductor
More information2 Port Parameters I 1. ECE145A/218A Notes Set #4 1. Two-ways of describing device: A. Equivalent - Circuit-Model
ECE45A/8A Notes et #4 Port Parameters Two-ways of describing device: A. Equivalent - Circuit-Model Physically based Includes bias dependence Includes frequency dependence Includes size dependence - scalability
More informationChapter 12: The Operational Amplifier
Chapter 12: The Operational Amplifier 12.1: Introduction to Operational Amplifier (Op-Amp) Operational amplifiers (op-amps) are very high gain dc coupled amplifiers with differential inputs; they are used
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference (selectivity, images and distortion) Large dynamic range
More informationCommon Mode and Differential Mode Noise Filtering
Summary Introduction This application note gives a practical explanation of differential mode and common mode noise along with the traditional filtering approaches. In addition, an alternative method of
More informationSophomore Physics Laboratory (PH005/105)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision
More informationLecture 1: Communication Circuits
EECS 142 Lecture 1: Communication Circuits Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture
More informationModule 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits Objectives In this lecture you will learn the following Introduction Logical Effort of an Inverter
More informationRFID Receiver Antenna Project for 13.56 Mhz Band
RFID Receiver Antenna Project for 13.56 Mhz Band Fatih Eken TE 401 Microwave Course Term Project, Fall 2004 Supervised by Asst. Prof. İbrahim Tekin Telecommunication Program in Faculty of Engineering and
More informationLecture 24: Oscillators. Clapp Oscillator. VFO Startup
Whites, EE 322 Lecture 24 Page 1 of 10 Lecture 24: Oscillators. Clapp Oscillator. VFO Startup Oscillators are circuits that produce periodic output voltages, such as sinusoids. They accomplish this feat
More informationCOMMON-SOURCE JFET AMPLIFIER
EXPERIMENT 04 Objectives: Theory: 1. To evaluate the common-source amplifier using the small signal equivalent model. 2. To learn what effects the voltage gain. A self-biased n-channel JFET with an AC
More informationPrinted Circuit Boards. Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools
Printed Circuit Boards (PCB) Printed Circuit Boards Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools 1 Bypassing, Decoupling, Power, Grounding 2 Here is the circuit we
More informationDemonstration of a Software Defined Radio Platform for dynamic spectrum allocation.
Demonstration of a Software Defined Radio Platform for dynamic spectrum allocation. Livia Ruiz Centre for Telecommunications Value-Chain Research Institute of Microelectronic and Wireless Systems, NUI
More informationA Short Discussion on Summing Busses and Summing Amplifiers By Fred Forssell Copyright 2001, by Forssell Technologies All Rights Reserved
A Short Discussion on Summing Busses and Summing Amplifiers By Fred Forssell Copyright 2001, by Forssell Technologies All Rights Reserved The summing network in mixing consoles is an easily misunderstood
More informationThe Pass Zen Amplifier: 10 Watts of Single-Stage Single-Ended Class A
The Pass Zen Amplifier: 10 Watts of Single-Stage Single-Ended Class A I. "What is the sound of one transistor clapping?" There are two most essential principles to audio amplifier design. The first is
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationOBJECTIVE QUESTIONS IN ANALOG ELECTRONICS
1. The early effect in a bipolar junction transistor is caused by (a) fast turn-on (c) large collector-base reverse bias (b)fast turn-off (d) large emitter-base forward bias 2. MOSFET can be used as a
More informationImpedance Matching of Filters with the MSA Sam Wetterlin 2/11/11
Impedance Matching of Filters with the MSA Sam Wetterlin 2/11/11 Introduction The purpose of this document is to illustrate the process for impedance matching of filters using the MSA software. For example,
More informationPositive Feedback and Oscillators
Physics 3330 Experiment #6 Fall 1999 Positive Feedback and Oscillators Purpose In this experiment we will study how spontaneous oscillations may be caused by positive feedback. You will construct an active
More informationElectronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras
Electronics for Analog Signal Processing - II Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture - 18 Wideband (Video) Amplifiers In the last class,
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B3 - Using nonlinearity» Tuned amplifier» Frequency multiplier» Gain compressor» Adding feedback AY 2015-16 15/03/2016-1 ATLCE
More informationOperational Amplifier - IC 741
Operational Amplifier - IC 741 Tabish December 2005 Aim: To study the working of an 741 operational amplifier by conducting the following experiments: (a) Input bias current measurement (b) Input offset
More informationUnderstanding Power Impedance Supply for Optimum Decoupling
Introduction Noise in power supplies is not only caused by the power supply itself, but also the load s interaction with the power supply (i.e. dynamic loads, switching, etc.). To lower load induced noise,
More informationTransistor amplifiers: Biasing and Small Signal Model
Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT
More informationCurriculum and Concept Module Development in RF Engineering
Introduction Curriculum and Concept Module Development in RF Engineering The increasing number of applications students see that require wireless and other tetherless network solutions has resulted in
More informationANN Based Modeling of High Speed IC Interconnects. Q.J. Zhang, Carleton University
ANN Based Modeling of High Speed IC Interconnects Needs for Repeated Simulation Signal integrity optimization Iterative design and re-optimization Monte-Carlo analysis Yield optimization Iterative design
More informationChapter 10 Advanced CMOS Circuits
Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in
More informationApplication Report. 1 Description of the Problem. Jeff Falin... PMP Portable Power Applications ABSTRACT
Application Report SLVA255 September 2006 Minimizing Ringing at the Switch Node of a Boost Converter Jeff Falin... PMP Portable Power Applications ABSTRACT This application report explains how to use proper
More informationProduct Description. Ordering Information. GaAs HBT GaAs MESFET InGaP HBT
Basestation Applications Cellular and PCS Systems CDMA, W-CDMA Systems GSM/EDGE Systems Final PA for Low-Power Applications RF3223Low Noise, Linear Amplifier High Linearity/Driver Amplifier RF3223 LOW
More informationThe W5JCK Guide to the Mathematic Equations Required for the Amateur Extra Class Exam
The W5JCK Guide to the Mathematic Equations Required for the Amateur Extra Class Exam This document contains every question from the Extra Class (Element 4) Question Pool* that requires one or more mathematical
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationNBB-402. RoHS Compliant & Pb-Free Product. Typical Applications
Typical Applications Narrow and Broadband Commercial and Military Radio Designs Linear and Saturated Amplifiers 0 RoHS Compliant & Pb-Free Product NBB-402 CASCADABLE BROADBAND GaAs MMIC AMPLIFIER DC TO
More informationThe basic cascode amplifier consists of an input common-emitter (CE) configuration driving an output common-base (CB), as shown above.
Cascode Amplifiers by Dennis L. Feucht Two-transistor combinations, such as the Darlington configuration, provide advantages over single-transistor amplifier stages. Another two-transistor combination
More informationLecture 39: Intro to Differential Amplifiers. Context
Lecture 39: Intro to Differential Amplifiers Prof J. S. Smith Context Next week is the last week of lecture, and we will spend those three lectures reiewing the material of the course, and looking at applications
More informationDescription. Output Stage. 5k (10k) - + 5k (10k)
THAT Corporation Low Noise, High Performance Audio Preamplifier IC FEATURES Low Noise: 1 nv/hz input noise (60dB gain) 34 nv/hz input noise (0dB gain) (1512) Low THD+N (full audio bandwidth): 0.0005% 40dB
More information