# Chapter 10 Advanced CMOS Circuits

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 Transmission Gates Chapter 10 Advanced CMOS Circuits NMOS Transmission Gate The active pull-up inverter circuit leads one to thinking about alternate uses of NMOS devices. Consider the circuit shown in Figure 1. Here we have an NMOS transistor with its substrate connected to ground rather than the source terminal. In effect, the transistor is symmetric and can conduct in either direction. In order to turn it on, the gate voltage must be higher than either terminal by the threshold voltage. To turn the transistor off, the gate voltage must be lower than both terminal voltages plus the threshold voltage. On: V G > V in + V T or V G > V out + V T (V G - V T > V in or V G - V T > V out ) Off: V G < V in + V T and V G < V out + V T (V G - V T < V in or V G - V T < V out ) Figure 1. NMOS Transmission Gate Consider the following three cases Case I: V G = 0, V in = 0 or 5 volts, V out = 0 or 5 volts In this case, the transistor will be cutoff because the gate voltage is not higher than either terminal. Whatever voltage is on the capacitor will stay there. In other words, the capacitor will hold its charge. Case II: V G = 5 volts, V in = 5 volts, V out = 0 volts (initially) In this case, the gate voltage is higher than V out by more than the threshold. Thus, the transistor will conduct and the capacitor will be charged up. The output voltage will rise until it reaches V o = V G - V T. Note that this is the same as the output voltage of the active pull-up NMOS inverter. Case III: V G = 5 volts, V in = 0 volts, V out = 5 - V T volts (initially) Here the gate voltage is higher than V in so that the transistor is turned on and the capacitor will discharge. It will discharge all the way down to zero because V G > V in + V T. Advanced CMOS 1

2 Generalizing these cases, we can see that with the gate voltage low, the output voltage will not change. In other words, the gate is off. If the gate voltage is high, the transmission gate will be on and the output will follow the input voltage. In this case, the output voltage is constrained to be less than the gate voltage by the threshold voltage. It should be noted that all terminal voltages are assumed to be more positive than the substrate voltage. We normally assume that the gate voltage will switch between the power supply rails. PMOS Transmission gate the NMOS transmission gate has the disadvantage that the output voltage is constrained to be less than the gate voltage. We will look to see how the PMOS gate in Figure 2 compares. Figure 2. PMOS Transmission Gate In this case, the substrate is connected to V DD so that the gate will turn on if the gate voltage is low and off when the gate voltage is high. The conditions for the PMOS transmission gate are: On: V G < V in - V T or V G < V out - V T Off: V G > V in - V T and V G > V out - V T We look at the same three cases Case I: V G = 5, V in = 5 or 0, V out = 0 or 5 volts In this case, the transistor will be cutoff because the gate voltage is not lower than either terminal Case II: V G = 0 volts, V in = 5 volts, V out = 0 volts (initially) In this case, the gate voltage is lower than V in by more than the threshold. Thus, the transistor will conduct and the capacitor will be charged all the way up to 5 volts. The transistor always stays on because the gate voltage always remains lower than the input voltage by more than the threshold voltage. Advanced CMOS 2

3 Case III: V G = 0 volts, V in = 0 volts, V out = 5 volts (initially) Here the gate voltage is lower than V out so that the transistor is turned on and the capacitor will discharge. It will only discharge down to V T because at that point, V out = V G + V T, which turns the transistor off. The PMOS has a similar, but symmetric characteristic to the NMOS when used as a transmission gate. Next we combine the two to develop an ideal transmission gate. CMOS Transmission Gate A CMOS transmission gate is shown in Figure 3. Included in the gate is an inverter (CMOS, of course) so that the NMOS and PMOS gates get complementary signals. When the control voltage, V C is low, the NMOS gate gets a low voltage and is turned off. The PMOS gate gets a high voltge and is likewise turned off. When the control voltage is high, the gate is turned on with both transistors able to conduct. As discussed above, each cannot conduct all the way to both power supply rails, but they do so at either end so they complement each other and together they can conduct to the rails. Figure 3. CMOS Transmission Gate Transmission Gate Resistance When the gate is off, the resistance of the gate is theoretically infinite. However, there is always some conduction so in reality, the resistance is finite. The off resistance is given in the specifications for the device and is typically in the megohms. When the gate is on, however, we would like the resistance to be low. To examine this case, consider the circuit in Figure 4. Here we look at the case where the input voltage is V DD, and the gate is turned on with the output voltage starting at zero. We look at the resistance as the capacitor is charged and the output voltage rises to V DD. The voltage across both devices is V DD - V o, and the resistance of each is simply the voltage across it divided by the current through it, I DS for the NMOS of I SD for the PMOS. Advanced CMOS 3

4 R V V DD = I o The total equivalent resistance is the parallel combination of the the two. Figure 4. CMOS transmission gate used to calculate resistance. We start with V out = 0. Here, the NMOS is in pinchoff I DS = k n (V DD - V T ) 2 VDD V R o n = k n (V V o V ) 2 DD T The PMOS is also in pinchoff I SD = k p (V DD - V Tp - 0) 2 = k p (V DD - V Tp ) 2 R p = V DD V k ( V V ) 2 o p DD Tp The NMOS stays in pinchoff up until V o = V DD - V Tn at which time it cuts off. The PMOS, however, switches to triode when the output voltage rises to V Tp. At this point, V SD is V DD - V Tp and V SG = V DD - 0 = V DD. The criterion for triode region is V SG - V Tp < V SD Thus, when V o rises to V Tp, the PMOS switches to triode and I SD = k p (2(V DD - V Tp )(V DD - V o ) - (V DD - V o ) 2 ) Advanced CMOS 4

5 R p = V V DD o k ( 2( V V )( V V ) ( V V ) 2 ) p DD Tp DD o DD o 1 R P = k ( 2( V V ) ( V V )) P DD Tp DD o We have defined three distinct regions. If we assume V DD > V Tp + V Tn, the regions are as shown in Figure 5. Figure 5. The three regions of operation for the CMOS transmission gate in positive transition Combining the two resistances in parallel for each region, we can plot the equivalent resistance over the transition at the output from 0 to V DD. The results in Figure 6 are ploted for the device parameters shown. The three curves are for the NMOS device, the PMOS device, and the parallel combination. The combined resistance is nearly constant over the entire region, a characteristic very helpful when designing. In this case, the designer usually assumes the device can be modelled by a fixed resistance when on and a very high resistance when off. Figure 6. Transmission gate resistance as a function of output voltage. Advanced CMOS 5

6 Logic Using Transmission Gates For the purposes of simplicity, we will represent a CMOS transmission gate with the symbol in Figure 7. This device uses 2 transistors Figure 7. Symbol for Transmission Gate Many times, logic can be performed using transmission gates more efficiently than using standard CMOS logic gates. Efficiency in this case is the number of transistors. For example, the two input multiplexer using 2-input CMOS gates uses 10 transistors while it uses only 6 transistors using CMOS transmission gates as shown in Figure 8. Figure 8. Two implementations of a 2-input multiplexer In Figure 8, We assume the CMOS 2-input NAND gates each take 4 transistors and the CMOS inverter takes two transistors. In the transmission gate implementation, we assume the transmission gate takes two transistors for the gate and two transistors for the inverter. We are assuming that the inverters in the transmission gate implementation can be shared on a single integrated circuit. The implementation of an exclusive or function is shown in Figure 9. The CMOS logic gate implementation takes 16 transistors while the transmission gate implementation takes 8 transistors. Advanced CMOS 6

7 Figure 9. Logic gate implementation and transmission gate implementation of an XOR. Not all functions can be made more efficient using transmission gates. For example, a logic AND and a logic NAND made with transmission gates are shown in Figure 10. A CMOS AND requires 6 transistors while a CMOS NAND requires only 4 transistors. The transmission gate implementations require 4 and 6 respectively. Figure 10. Transmission gate implementation of logic AND and NAND. BiCMOS The major advantages of CMOS logic is its low power dissipation, simple fabrication process, and their abiltity to be made extremely small in size. Because CMOS gates are made as small as possible, their current drive capability is quite low and thus their greatest limitation is their limited ability to drive capacitive loads. This limitation becomes serious when implementing large scale memories or when driving loads external to the integrated circuit chip. The BiCMOS circuit was devised to take advantage of the bipolar transistor s high current drive while still minimizing static power dissipation. A typical BiCMOS driver circuit is shown in Figure 11 with a capacitive load. Advanced CMOS 7

9 Figure 12. BiCMOS inverter circuit. Reference: CMOS Digital Integrated Circuits, second Edition by Kang and Leblebici, McGraw-Hill, 1999 Exercises 1. A simple NMOS transmission gate is shown for Problem 1. V Tn = 1 volt, k n = 0.4 ma/v 2, V DD = 5 volts To make the transmission gate conduct (turn it on) the control voltage should be: (High, Low) With the gate on, what is the output voltage when the input voltage is V DD? V out = Exercise Problem 1. Exercise Problem 2. Advanced CMOS 9

10 2. A CMOS transmission gate is shown for Problem 2. V Tp = V Tn = 1 volt, k p = k n = 0.4 ma/v 2, V DD = 5 volts To make the transmission gate conduct (turn it on) the gate voltage for the n- channel should be: (High, Low) To make the transmission gate conduct (turn it on) the gate voltage for the p- channel should be: (High, Low) With the gate on, what is the output voltage when the input voltage is V DD? V out = What is the current through the p-channel? I p = What is the current through the n-channel? I n = 3. The BiCMOS circuit shown as problem 3 below has a resisive load and the input is at 0 volts. What is the state of each device in the circuit? Q 1, Q 2, Q 3, Q 4, Q 5, Q 6 Draw all currents in the circuit. Write an equation for each current in the circuit in terms of the device parameters: β, V BEact, V BEsat, k n, k p, V Tn, V Tp, V DD All equations should be written in terms of these parameters and V o. Write the nodal equation necessary to solve this circuit. If the load was capacitive instead of resistive, write the nodal equation. Advanced CMOS 10

11 Problem 3 Problem 4 4. The BiCMOS circuit shown as problem 4 above has a resisive load and the input is at V DD. What is the state of each device in the circuit? Q 1, Q 2, Q 3, Q 4, Q 5, Q 6 Draw all currents in the circuit. Write an equation for each current in the circuit in terms of the device parameters: β, V BEact, V BEsat, k n, k p, V Tn, V Tp, V DD All equations should be written in terms of these parameters and V o. Write the nodal equation necessary to solve this circuit. 5. For the BiCMOS gate shown for Problem 4, the resistor is replaced by a capacitor to ground. The initial voltage on the capacitor is V C (0). Rewrite the nodal equation to needed to solve the circuit. Advanced CMOS 11

### Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Introduction to Transistor-Level Logic Circuits Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed state

### Basic CMOS concepts. Computer Design and Technology Assignment 2

Basic CMOS concepts We will now see the use of transistor for designing logic gates. Further down in the course we will use the same transistors to design other blocks (such as flip-flops or memories)

### NMOS Digital Circuits. Introduction Static NMOS circuits Dynamic NMOS circuits

NMOS Digital Circuits Introduction Static NMOS circuits Dynamic NMOS circuits Introduction PMOS and NMOS families are based on MOS transistors with induced channel of p, respectively n NMOS circuits mostly

### CMOS Digital Circuits

CMOS Digital Circuits Types of Digital Circuits Combinational The value of the outputs at any time t depends only on the combination of the values applied at the inputs at time t (the system has no memory)

### Logic Design. Implementation Technology

Logic Design Implementation Technology Outline Implementation of logic gates using transistors Programmable logic devices Complex Programmable Logic Devices (CPLD) Field Programmable Gate Arrays (FPGA)

### Pass-Transistor Logic. Topics. NMOS-Only Logic. Pass-Transistor Logic. Resistance of Transmission Gate. Pass-Transistor Logic.

Topics Transmission Gate Pass-transistor Logic 3 March 2009 1 3 March 2009 2 NMOS-Only Logic Example: AND Gate 3 March 2009 3 3 March 2009 4 Resistance of Transmission Gate XOR 3 March 2009 5 3 March 2009

### Low Power VLSI Circuits and Systems Prof. Pro. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Pro. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 14 Pass Transistor Logic Circuits - I Hello

### Bob York. Transistor Basics - MOSFETs

Bob York Transistor Basics - MOSFETs Transistors, Conceptually So far we have considered two-terminal devices that are described by a current-voltage relationship I=f(V Resistors: Capacitors: Inductors:

### Field-Effect (FET) transistors

Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,

### EE-4232 Review of BJTs, JFETs and MOSFETs

EE-4232 Review of BJTs, JFETs and MOSFETs 0 A simplified structure of the npn transistor. 1 A simplified structure of the pnp transistor. 2 Current flow in an npn transistor biased to operate in the active

### CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

CO2005: Electronics I The Field-Effect Transistor (FET) Electronics I, Neamen 3th Ed. 1 MOSFET The metal-oxide-semiconductor field-effect transistor (MOSFET) becomes a practical reality in the 1970s. The

### Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block

### Enhancement Mode MOSFET Circuits

Engineering Sciences 154 Laboratory Assignment 4 Enhancement Mode MOSFET Circuits Note: This is quite a long, but very important laboratory assignment. Take enough time - at least two laboratory sessions

### Chapter 8. O.C., Tristate AND TRISTATE GATES

Chapter 8 O.C., Tristate AND TRISTATE GATES Lesson 3 Tristate Gate Outline Tristate gate circuit Tristate gate features Tristate gate applications Definition Tristate means a state of logic other than

### Lecture 24. MOSFET Basics (Understanding with no math)

Lecture 24 MOSFET Basics (Understanding with no math) Reading: Pierret 17.1-17.2 and Jaeger 4.1-4.10 and Notes Flow of current from Source to Drain is controlled by the Gate voltage. Control by the Gate

### Logic Gates & Operational Characteristics

Logic Gates & Operational Characteristics NOR Gate as a Universal Gate The NOR gate is also used as a Universal Gate as the NOR Gate can be used in a combination to perform the function of a AND, OR and

### ECE124 Digital Circuits and Systems Page 1

ECE124 Digital Circuits and Systems Page 1 Chip level timing Have discussed some issues related to timing analysis. Talked briefly about longest combinational path for a combinational circuit. Talked briefly

### CHAPTER 14 CMOS DIGITAL LOGIC CIRCUITS

CHAPTER 4 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 4. Digital Logic Inverters 4. The CMOS Inverter 4.3 Dynamic Operation of the CMOS Inverter 4.4 CMOS Logic-Gate Circuits 4.5 Implications of Technology

### C H A P T E R 14. CMOS Digital Logic Circuits

C H A P T E R 14 CMOS Digital Logic Circuits Introduction CMOS is by far the most popular technology for the implementation of digital systems. The small size, ease of fabrication, and low power consumption

### Field-Effect (FET) transistors

Field-Effect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its current-carrying

### 10.3 CMOS Logic Gate Circuits

11/14/2004 section 10_3 CMOS Logic Gate Circuits blank.doc 1/1 10.3 CMOS Logic Gate Circuits Reading ssignment: pp. 963-974 Q: Can t we build a more complex digital device than a simple digital inverter?

### NMOS Inverter. MOSFET Digital Circuits. Chapter 16. NMOS Inverter. MOSFET Digital Circuits

Chapter 16 MOSFET Digital Circuits In the late 70s as the era of LSI and VLSI began, NMOS became the fabrication technology of choice. Later the design flexibility and other advantages of the CMOS were

### Field effect transistors

Field effect transistors Junction FETs Metal-Oxide Semiconductor FETs type N type P enhancement depletion type N type P type N type P Slide 1 Junction field effect transistor - JFET Construction and circuits

### Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor

Electronic Circuits for Mechatronics ELCT609 Lecture 7: MOS-FET Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Introduction Why we call it Transistor? The name came as an

### Lecture 3-1. Inverters and Combinational Logic

Lecture 3 Konstantinos Masselos Department of Electrical & Electronic Engineering Imperial College London URL: http://cas.ee.ic.ac.uk/~kostas E-mail: k.masselos@imperial.ac.uk Lecture 3-1 Based on slides/material

### MOSFET transistor I-V characteristics

MOSFET transistor I-V characteristics Linear region: v DS «v GS Triode region: v DS < v GS i D = K[ 2( v GS )v DS ] 2 i D = K[ 2( v GS )v DS v DS ] K n K = = C ox µ n W ----- K 2L n v DS = v GS sat (current)

### Semiconductor Memories

Chapter 8 Semiconductor Memories (based on Kang, Leblebici. CMOS Digital Integrated Circuits 8.1 General concepts Data storage capacity available on a single integrated circuit grows exponentially being

### DC Noise Immunity of CMOS Logic Gates

DC Noise Immunity of CMOS Logic Gates Introduction The immunity of a CMOS logic gate to noise signals is a function of many variables, such as individual chip differences, fan-in and fan-out, stray inductance

### Chapter 28. Transistor Construction

Chapter 28 Basic Transistor Theory Transistor Construction Bipolar Junction Transistor (BJT) 3 layers of doped semiconductor 2 p-n junctions Layers are: Emitter, Base, and Collector Can be NPN or PNP Emitter

### CMOS Digital Integrated Circuits Analysis and Design

CMOS Digital Integrated Circuits nalysis and Design Chapter 7 Combinational MOS Logic Circuits 1 Introduction Combination logic circuit Performing Boolean operations between input and put Static and dynamic

### Notes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits

Notes about Small Signal Model for EE 40 Intro to Microelectronic Circuits 1. Model the MOSFET Transistor For a MOSFET transistor, there are NMOS and PMOS. The examples shown here would be for NMOS. Figure

### Module 4 : Propagation Delays in MOS Lecture 16 : Propagation Delay Calculation of CMOS Inverter

Module 4 : Propagation Delays in MOS Lecture 16 : Propagation Delay Calculation of CMOS Inverter Objectives In this lecture you will learn the following Few Definitions Quick Estimates Rise and Fall times

### BIPOLAR JUNCTION TRANSISTORS (BJTS)

BIPOLAR JUNCTION TRANSISTORS (BJTS) With an electrical current applied to the center layer (called the base), electrons will move from the N-type side to the P-type side. The initial small trickle acts

### Chapter 02 Logic Design with MOSFETs

Introduction to VLSI Circuits and Systems 路 論 Chapter 02 Logic Design with MOSFETs Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007 Outline The Fundamental MOSFETs Ideal

### 8 Bit Digital-to-Analog Converter

8 Bit Digital-to-Analog Converter Tim Adams ttexastim@hotmail.com Richard Wingfield wingfiel@cs.utah.edu 8 Bit DAC Project Description: For this project, an 8 bit digital-to-analog converter was designed.

### Module 6 : Semiconductor Memories Lecture 28 : Static Random Access Memory (SRAM)

Module 6 : Semiconductor Memories Lecture 28 : Static Random Access Memory (SRAM) Objectives In this lecture you will learn the following SRAM Basics CMOS SRAM Cell CMOS SRAM Cell Design READ Operation

### Capacitors and RC Circuits

Chapter 6 Capacitors and RC Circuits Up until now, we have analyzed circuits that do not change with time. In other words, these circuits have no dynamic elements. When the behavior of all elements is

### Exercise 6-1. The Power MOSFET EXERCISE OBJECTIVES

Exercise 6-1 The Power MOSFET EXERCISE OBJECTIVES At the completion of this exercise, you will know the behaviour of the power MOSFET during switching operation. You will be able to explain how MOSFET

### EE 2209 Electronics-II Field Effect Transistor Dr. Mostafa Zaman Chowdhury

EE 2209 Electronics-II Field Effect Transistor Dr. Mostafa Zaman Chowdhury Dept. of Electrical and Electronic Engineering, KUET 1 EE 2209 Electronics-I Credit: 4, Contact Hours: 4 Hrs/Week Ø Syllabus v

### Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs

The MOSFET Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Assets: High integration density and relatively simple manufacturing

### Junction Field Effect Transistor (JFET)

Junction Field Effect Transistor (JFET) The single channel junction field-effect transistor (JFET) is probably the simplest transistor available. As shown in the schematics below (Figure 6.13 in your text)

### 3. Implementing Logic in CMOS

3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 26 August 3, 26 ECE Department,

### 3. Implementing Logic in CMOS

3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2016 August 31, 2016 ECE Department, University of Texas

### IGFET Transistors. Biasing, Gain, Input and Output. James K Beard, Ph.D. Assistant Professor Rowan University

IGFET Transistors Biasing, Gain, Input and Output James K Beard, Ph.D. Assistant Professor Rowan University beard@rowan.edu Table of Contents IGFET Transistors...i Biasing, Gain, Input and Output... i

### Chapter 2. MOS Transistors. 2.1 Structure of MOS transistors

Chapter 2 MOS Transistors 2.1 Structure of MOS transistors We will discuss the structure of two MOS Field-Effect-Transistors (FETs) that are building blocks for all digital devices. The nmos transistor

### Digital Circuits. Frequently Asked Questions

Digital Circuits Frequently Asked Questions Module 1: Digital & Analog Signals 1. What is a signal? Signals carry information and are defined as any physical quantity that varies with time, space, or any

### Chapter 5. Metal Oxide Semiconductor Field Effect Transistor Theory and Applications

Chapter 5 Metal Oxide Semiconductor Field Effect Transistor Theory and Applications 5.0 ntroduction The metal oxide semiconductor field effect transistor MOSFET a voltage control current device. t differs

### BiCMOS Logic Gates. University of Connecticut 224

BiCMOS Logic Gates University of Connecticut 224 BiCMOS - Best of Both Worlds? CMOS circuitry exhibits very low power dissipation, but Bipolar logic achieves higher speed and current drive capability.

### EE 4432 VLSI Design Layout and Simulation of a 6T SRAM Cell

EE 4432 VLSI Design Layout and Simulation of a 6T SRAM Cell Mat Binggeli October 24 th, 2014 Overview Binggeli Page 2 The objective of this report is to describe the design and implementation of a 6-transistor

### LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND

### Experiment No. 10 DIGITAL CIRCUIT DESIGN

Experiment No. 10 DIGITAL CIRCUIT DESIGN 1. Objective: The objective of this experiment is to study three fundamental digital circuits. These three circuits form the basis of all other digital circuits,

### This representation is compared to a binary representation of a number with N bits.

Chapter 11 Analog-Digital Conversion One of the common functions that are performed on signals is to convert the voltage into a digital representation. The converse function, digital-analog is also common.

### Lecture 260 Buffered Op Amps (3/28/10) Page 260-1

Lecture 260 Buffered Op Amps (3/28/0) Page 260 LECTURE 260 BUFFERED OP AMPS LECTURE ORGANIZATION Outline Introduction Open Loop Buffered Op Amps Closed Loop Buffered Op Amps Use of the BJT in Buffered

### EEC 118 Spring 2011 Midterm

EEC 118 Spring 2011 Midterm Rajeevan Amirtharajah Dept. of Electrical and Computer Engineering University of California, Davis May 2, 2011 This examination is closed book and closed notes. Some formulas

### Transconductance. (Saturated) MOSFET Small-Signal Model. The small-signal drain current due to v gs is therefore given by

11 (Saturated) MOSFET Small-Signal Model Transconductance Concept: find an equivalent circuit which interrelates the incremental changes in i D v GS v DS etc. for the MOSFET in saturation The small-signal

### Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and

### EXPERIMENT 9: BIPOLAR AND FIELD EFFECT TRANSISTOR CHARACTERISTICS

EXPERIMENT 9: BIPOLAR AND FIELD EFFECT TRANSISTOR CHARACTERISTICS In this experiment we will study the characteristics of bipolar and junction field-effect (JFET) transistors, and will learn to use the

### Dynamic Combinational Circuits

Dynamic Combinational Circuits Dynamic circuits Charge sharing, charge redistribution Domino logic np-cmos (zipper CMOS) James Morizio 1 Dynamic Logic Dynamic gates use a clocked pmos pullup Two modes:

### Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits

Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits Objectives In this lecture you will learn the following Introduction Logical Effort of an Inverter

### Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.

Whites, EE 320 Lecture 30 Page 1 of 8 Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors. There are two different environments in which MOSFET amplifiers are found, (1) discrete circuits and

### Electronic Technology Design and Workshop

IFE, B&T, V semester Electronic Technology Design and Workshop Presented and updated by Przemek Sekalski DMCS room 2 2007 IFE, B&T, V semester Electronic Technology Design and Workshop Lecture 4 Introduction

### Principles of VLSI Review. CMOS Transistors (N-type)

Principles of VSI Review Static CMOS ogic Design Delay Models Power Consumption CMOS Technology Scaling R 9/00 1 g s CMOS Transistors (N-type) N-type (NMOS) transistor - can think of it as a switch. g:

### Fig6-22 CB configuration. Z i [6-54] Z o [6-55] A v [6-56] Assuming R E >> r e. A i [6-57]

Common-Base Configuration (CB) The CB configuration having a low input and high output impedance and a current gain less than 1, the voltage gain can be quite large, r o in MΩ so that ignored in parallel

### Pass Gate Logic An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).

Pass Gate Logic n alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches). Switch Network Regeneration is performed via a buffer. We have already

### Pass-transistor Logic

Pass-transistor Logic INEL 4207 - Slide Set 3 - Fall 2011 Figure 15.5 Conceptual pass-transistor logic gates. (a) Two switches, controlled by the input variables B and C, when connected in series in the

### MOS Transistors as Switches

MOS Transistors as Switches G (gate) nmos transistor: Closed (conducting) when Gate = 1 (V DD ) D (drain) S (source) Oen (non-conducting) when Gate = 0 (ground, 0V) G MOS transistor: Closed (conducting)

### COMMON-SOURCE JFET AMPLIFIER

EXPERIMENT 04 Objectives: Theory: 1. To evaluate the common-source amplifier using the small signal equivalent model. 2. To learn what effects the voltage gain. A self-biased n-channel JFET with an AC

### Application Note AN-940

Application Note AN-940 How P-Channel MOSFETs Can Simplify Your Circuit Table of Contents Page 1. Basic Characteristics of P-Channel HEXFET Power MOSFETs...1 2. Grounded Loads...1 3. Totem Pole Switching

### CMOS Logic Integrated Circuits

CMOS Logic Integrated Circuits Introduction CMOS Inverter Parameters of CMOS circuits Circuits for protection Output stage for CMOS circuits Buffering circuits Introduction Symetrical and complementary

### Index i xi xv xxvi. Abstract List of Tables List of Figures Glossary. Page.No CHAPTER 1 INTRODUCTION

iv Abstract List of Tables List of Figures Glossary Index i xi xv xxvi CHAPTER 1 INTRODUCTION 1.1 Introduction 1.2 Formulation of the problem 1.3 Objectives 1.4 Methodology 1.5 Contribution of the Thesis

### COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

### Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2

Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 I SD = µ pcox( VSG Vtp)^2(1 + VSDλ) 2 From this equation it is evident that I SD is a function

### Lecture 060 Push-Pull Output Stages (1/11/04) Page 060-1. ECE 6412 - Analog Integrated Circuits and Systems II P.E. Allen - 2002

Lecture 060 PushPull Output Stages (1/11/04) Page 0601 LECTURE 060 PUSHPULL OUTPUT STAGES (READING: GHLM 362384, AH 226229) Objective The objective of this presentation is: Show how to design stages that

### DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR

DESIGN AND PERFORMANCE ANALYSIS OF CMOS FULL ADDER WITH 14 TRANSISTOR 1 Ruchika Sharma, 2 Rajesh Mehra 1 ME student, NITTTR, Chandigarh,India 2 Associate Professor, NITTTR, Chandigarh,India 1 just_ruchika016@yahoo.co.in

### Layout Design and Simulation of CMOS Multiplexer

23 Layout and Simulation of CMOS Multiplexer Priti Gupta Electronics & Communication department National Institute of Teacher s Training and Research Chandigarh Rajesh Mehra Electronics & Communication

### Basics of Energy & Power Dissipation

Basics of Energy & Power Dissipation ecture notes S. Yalamanchili, S. Mukhopadhyay. A. Chowdhary Basic Concepts Dynamic power Static power Time, Energy, Power Tradeoffs Activity model for power estimation

### CMOS, the Ideal Logic Family

CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have

### Layout, Fabrication, and Elementary Logic Design

Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design Adapted from Weste & Harris CMOS VLSI Design Overview Implementing switches with CMOS transistors How to compute logic

### NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache

### Binary Adder. sum of 2 binary numbers can be larger than either number need a carry-out to store the overflow

Binary Addition single bit addition Binary Adder sum of 2 binary numbers can be larger than either number need a carry-out to store the overflow Half-Adder 2 inputs (x and y) and 2 outputs (sum and carry)

### Unit 2. Electronic circuits and logic families

Unit 2. Electronic circuits and logic families Digital Electronic Circuits (Circuitos Electrónicos Digitales) E.T.S.. nformática Universidad de Sevilla Sept. 23 Jorge Juan 223 You are

### Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

### Electronic Troubleshooting. Chapter 10 Digital Circuits

Electronic Troubleshooting Chapter 10 Digital Circuits Digital Circuits Key Aspects Logic Gates Inverters NAND Gates Specialized Test Equipment MOS Circuits Flip-Flops and Counters Logic Gates Characteristics

### 9. Memory Elements and Dynamic Logic

9. Memory Elements and RS Flipflop The RS-flipflop is a bistable element with two inputs: Reset (R), resets the output Q to 0 Set (S), sets the output Q to 1 2 RS-Flipflops There are two ways to implement

### 3.1 Principles of Operation

Chapter 3 MOSFET TRANSISTORS Last year, more transistors were produced and at a lower cost than grains of rice. - SEMI Annual Report 05 MOSFET transistors are the core of today s integrated circuits (ICs).

### The NPN Transistor Bias and Switching

The NPN Transistor Bias and Switching Transistor Linear Amplifier Equipment Oscilloscope Function Generator (FG) Bread board 9V Battery and leads Resistors:, 10 kω, Capacitors: ( 2) NPN Transistor Potentiometer

### Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits

Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University See: P&H ppendix C.2 and C.3 (lso, see C.0 and

### Review of Gates in Digital Electronics

pp. 22-26 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Review of Gates in Digital Electronics Divya Aggarwal Student, Department of Physics, University of Delhi Abstract: Digital

### Lecture 060 Push-Pull Output Stages (1/6/02) Page 060-1. ECE 6412 - Analog Integrated Circuits and Systems II P.E. Allen - 2002

Lecture 060 PushPull Output Stages (1/6/02) Page 0601 LECTURE 060 PUSHPULL OUTPUT STAGES (READING: GHLM 362384, AH 226229) Objective The objective of this presentation is: Show how to design stages that

### CHAPTER 16 Memory Circuits

CHAPTER 16 Memory Circuits Introduction! The 2 major logic classifications are! Combinational circuits: Their output depends only on the present value of the input. These circuits do not have memory.!

### CMOS Sample-and-Hold Circuits

CMOS Sample-and-Hold Circuits ECE 1352 Reading Assignment By: Joyce Cheuk Wai Wong November 12, 2001 Department of Electrical and Computer Engineering University of Toronto 1. Introduction Sample-and-hold

### Transistors. 1. A current ratio of I C /I E is usually less than one and is called: A. Beta B. Theta C. Alpha D. Omega

Transistors 1. A current ratio of I C /I E is usually less than one and is called: A. Beta B. Theta C. Alpha D. Omega 2. Which is beta's current ratio? A. I C / I B B. I C / I E C. I C / I E D. I E / I

### Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras

Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras Lecture 40 (Field Effect Transistor (FET) (Types, JFET, MOSFET, Complementary MOSFET)

### UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering Experiment No. 8 - MOSFET Basics Overview: The purpose of this lab is to familiarize the student with the basic

### hij Teacher Resource Bank GCE Electronics Schemes of Work AS

hij Teacher Resource Bank GCE Electronics Schemes of Work AS The Assessment and Qualifications Alliance (AQA) is a company limited by guarantee registered in England and Wales (company number 3644723)

### DC Circuits. 3. Three 8.0- resistors are connected in series. What is their equivalent resistance? a c b. 8.0 d. 0.13

DC Circuits 1. The two ends of a 3.0- resistor are connected to a 9.0-V battery. What is the current through the resistor? a. 27 A c. 3.0 A b. 6.3 A d. 0.33 A 2. The two ends of a 3.0- resistor are connected

### Chapter 8:Field Effect Transistors (FET s)

Chapter 8:Field Effect Transistors (FET s) The FET The idea for a field-effect transistor (FET) was first proposed by Julius Lilienthal, a physicist and inventor. In 1930 he was granted a U.S. patent for

### DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING

SESSION WEEK COURSE: Electronic Technology in Biomedicine DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING DESCRIPTION GROUPS (mark X) SPECIAL ROOM FOR SESSION (Computer class