Combinational Circuit Minimization

Similar documents
BOOLEAN ALGEBRA & LOGIC GATES

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Simplifying Logic Circuits with Karnaugh Maps

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

DESIGN OF GATE NETWORKS

CSE140: Midterm 1 Solution and Rubric

Basic Logic Gates Richard E. Haskell

Karnaugh Maps (K-map) Alternate representation of a truth table

Gates, Circuits, and Boolean Algebra

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

Boolean Algebra Part 1

Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

Lecture 8: Synchronous Digital Systems

2.0 Chapter Overview. 2.1 Boolean Algebra

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Lecture 5: Gate Logic Logic Optimization

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Introduction. The Quine-McCluskey Method Handout 5 January 21, CSEE E6861y Prof. Steven Nowick

CSE140: Components and Design Techniques for Digital Systems

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

3.Basic Gate Combinations

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

COMPUTER SCIENCE. Paper 1 (THEORY)

CHAPTER 3 Boolean Algebra and Digital Logic

Switching Algebra and Logic Gates

Two-level logic using NAND gates

Elementary Logic Gates

The Assignment Problem and the Hungarian Method

Midterm Practice Problems

Logic Reference Guide

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

MATRIX ALGEBRA AND SYSTEMS OF EQUATIONS. + + x 2. x n. a 11 a 12 a 1n b 1 a 21 a 22 a 2n b 2 a 31 a 32 a 3n b 3. a m1 a m2 a mn b m

ENGI 241 Experiment 5 Basic Logic Gates

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Binary Adders: Half Adders and Full Adders

Logic in Computer Science: Logic Gates

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Memory Systems. Static Random Access Memory (SRAM) Cell

BINARY CODED DECIMAL: B.C.D.

Figure 8-1 Four Possible Results of Adding Two Bits

Counters are sequential circuits which "count" through a specific state sequence.

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

For example, estimate the population of the United States as 3 times 10⁸ and the

SOLUTIONS MANUAL DIGITAL DESIGN FOURTH EDITION M. MORRIS MANO California State University, Los Angeles MICHAEL D.

Combinational circuits

Combinational Logic Design Process

Two's Complement Adder/Subtractor Lab L03

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Situation: Proving Quadrilaterals in the Coordinate Plane

Notes on Determinant


2004 Solutions Ga lois Contest (Grade 10)

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

MATRIX ALGEBRA AND SYSTEMS OF EQUATIONS

Understanding Logic Design

One-Way ANOVA using SPSS SPSS ANOVA procedures found in the Compare Means analyses. Specifically, we demonstrate

ModuMath Basic Math Basic Math Naming Whole Numbers Basic Math The Number Line Basic Math Addition of Whole Numbers, Part I

Digital Electronics Detailed Outline

A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN

Combinational Logic Design

ALGEBRA. sequence, term, nth term, consecutive, rule, relationship, generate, predict, continue increase, decrease finite, infinite

C H A P T E R. Logic Circuits

Sum-of-Products and Product-of-Sums expressions

OA3-10 Patterns in Addition Tables

called and explain why it cannot be factored with algebra tiles? and explain why it cannot be factored with algebra tiles?

6.080/6.089 GITCS Feb 12, Lecture 3

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Scatter Plots with Error Bars

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

2 SYSTEM DESCRIPTION TECHNIQUES

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Battleship. Big bands

A Concrete Introduction. to the Abstract Concepts. of Integers and Algebra using Algebra Tiles

ALGEBRA. Find the nth term, justifying its form by referring to the context in which it was generated

Factors and Products

Set Theory: Shading Venn Diagrams

CH3 Boolean Algebra (cont d)

Overview of Violations of the Basic Assumptions in the Classical Normal Linear Regression Model

Developing Entity Relationship Diagrams (ERDs)

NAND and NOR Implementation

Lecture 7: NP-Complete Problems

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

Handout #1: Mathematical Reasoning

PYTHAGOREAN TRIPLES KEITH CONRAD

Session 6 Number Theory

2014 Chapter Competition Solutions

Glencoe. correlated to SOUTH CAROLINA MATH CURRICULUM STANDARDS GRADE 6 3-3, , , 4-9

Mathematical Induction

Years after US Student to Teacher Ratio

Module 3: Floyd, Digital Fundamental

Determine If An Equation Represents a Function

6.3 Conditional Probability and Independence

EG1108: Electrical Engineering

Unit 6 Trigonometric Identities, Equations, and Applications

GAP CLOSING. Volume and Surface Area. Intermediate / Senior Student Book

11.3 Curves, Polygons and Symmetry

Advanced Logic Design Techniques in Asynchronous Sequential Circuit Synthesis

Transcription:

Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit realization with the minimum number of gates. Minimization methods reduce the cost of two level AND-OR, NAND-NAND, OR-AND, NOR-NOR circuits in three ways: By minimizing the number of first level gates By minimizing the number of inputs of each first-level gate. Minimizing the inputs of the second level gate Most minimization methods are based on the combining theorems T, T : given product term. + given product term. = given product term (given sum term+).(given sum term + ) = given sum term EECC - Shaaban # Lec # inter --

Karnaugh Maps A Karnaugh Map or ( for short) is a graphical representation of the truth table of a logic function. The for an n-input logic function is an array with n cells or squares, one for each input combination or minterm. The rows and columns are labeled so that the input combination for any cell is determined from the row and column headings. The row and columns of the map are ordered in such a way that each cell differs from an adjacent cell in only one input variable: Thus for an n-variable, each cell has n adjacent cells. The for a function is filled by putting: a in the square corresponding to a minterm a otherwise (maybe omitted) EECC - Shaaban # Lec # inter --

-Variable For a -variable logic function F(,): Truth Table: Row F Minterm F(,). F(,). F(,). F(,). Example: For the function F(,) = S, (,,) Truth Table: Row F EECC - Shaaban # Lec # inter --

-Variable For a -variable logic function F(,,): Truth Table: Row F Minterm F(,,).. F(,,).. F(,,).. F(,,).. F(,,).. F(,,).. F(,,).. F(,,).. Example: For the function F(,,) = S,, (,,,) Truth Table: Row F EECC - Shaaban # Lec # inter --

-Variable (continued) There is a horizontal adjacency wrap-around in the -variable : For example: Cell (minterm =.. ) is adjacent to: cell (minterm, =.. ) by wrap-around. in addition to being adjacent to cells, (minterm =.. minterm, =.. ) Cell (minterm,..) is adjacent to: cell (minterm,..) by wrap-around. in addition to being adjacent to cells, (minterm =.. minterm =..) EECC - Shaaban # Lec # inter --

-Variable For a -variable logic function F(,,,): Truth Table: Row F Minterm F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... 8 F(,,,)... 9 F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... F(,,,)... 8 9 EECC - Shaaban # Lec # inter --

-Variable (continued) There are adjacency wrap-arounds in the -variable : a horizontal wrap-around and a vertical wrap-around. Every cell thus has neighbours. For example, cell corresponding to minterm is adjacent to: cells,,, 8 8 9 EECC - Shaaban # Lec # inter --

-Variable Example For the function F(,,,) = S,,, (,,,,,) Truth Table: Row F 8 9 8 9 EECC - Shaaban #8 Lec # inter --

Minimizing Sum of Products using s Each input combination with in a Karnaugh map or truth table correspond to a minterm in the function s canonical sum representation. Pairs of adjacent cells in the Karnaugh map indicate minterms that differ in only one variable. Using the generalization of T, such adjacent minterm pairs can be combined into a single product term. In general, one can simplify a logic function by combining pairs of adjacent -cell minterms and writing a sum of products expression to cover all of the -cells. EECC - Shaaban #9 Lec # inter --

K-Map Minimization Rules and Definitions A minimal sum of a logic function F(,,.. n ) is a sum-ofproducts expression for F such that no other similar expression for F has fewer product terms, and other expressions with the same number of product terms have at least the same number of literals. A set of i -cells are combined into a single square or rectangle if i variables take all i possible combinations within the set while the remaining variables have the same value. The corresponding product term for the combined cells has n-i literals. Only the variables that have the same value appear in the resulting product term: A variable in the resulting product term is complemented if it appears as in all the -cells, and uncomplemented if it appears as. EECC - Shaaban # Lec # inter --

Minimization Using s Group or combine as many adjacent -cells as possible: The larger the group is, the fewer the number of literals in the resulting product term. Each group of combined adjacent -cells must have a number of cells equal to powers of two:,,, 8, Grouping adjacent -cells eliminates variable, grouping - cells eliminates variables, grouping 8 -cells eliminates variables, and so on. In general, grouping n squares eliminates n variables. Select as few groups as possible to cover all the -cells (minterms) of the function: The fewer the groups, the fewer the number of product terms in the minimized function. EECC - Shaaban # Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(,,) = S,, (,,,) Truth Table Row F EECC - Shaaban # Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(,,) = S,, (,,,)... Truth Table Row F. Minimum SOP for F =.. +. +. EECC - Shaaban # Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(,,) = S,, (,,,, ) Truth Table Row F EECC - Shaaban # Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(,,) = S,, (,,,, ). Truth Table Row F Minimum SOP for F = +. EECC - Shaaban # Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(N,N,N,N) = S N,N,N,N (,,,,,,) Truth Table: Row F 8 9 N N N N N N 8 N 9 N EECC - Shaaban # Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(N,N,N,N) = S N,N,N,N (,,,,,,) Truth Table: Row F 8 9 N. N N N N N.N.N N N N 8 N 9 N. N. N N N. N. N Minimum SOP for F = N. N + N. N. N + N. N. N + N. N.N EECC - Shaaban # Lec # inter --

K-Map Minimization Rules and Definitions A logic function P(,,.. n ) implies a logic function F(,, n ) if for every input combination such that P=, then F= (F includes P, or F covers P). A prime implicant of a logic function F(,.. n ) is a normal product term P(,.. n ) that implies F, such that if any variable is removed from P, the the resulting product term does not imply F. A minimal sum is a sum of prime implicants (not necessarily all of them). A distinguished -cell of a logic function is an input combination that is covered by only one prime implicant. An essential prime implicant of a logic function is a prime implicant that covers one or more distinguished -cells and must be included every minimal sum expression for the function. EECC - Shaaban #8 Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(,,,) = S,,, (,,,,,,,,) Also identify all prime implicants, distinguished -cells and the corresponding essential prime implicants that cover them. 8 9 EECC - Shaaban #9 Lec # inter --

-Variable Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(,,,) = S,,, (,,,,,,,,) Also identify all prime implicants, distinguished -cells and the corresponding essential prime implicants that cover them. From : Prime Implicants:.... Distinguished -cells: Cell covered by. Cell covered by. Cell covered by. Cell covered by. Here all prime implicants are essential prime implicants and all of them must be included in minimum SOP expression: F =. +. +. +... 8 9. EECC - Shaaban # Lec # inter --.

Minimization with Don t care Input Combinations In some cases, the output of a combinational circuit doesn t matter for certain input combinations. Such combinations are called don t cares and the output is represented in the truth table and s as d. hen using s to minimize such functions: Allow d s to be included when circling sets of s to make the sets as large as possible. Do not circle any set that only contains d s. EECC - Shaaban # Lec # inter --

-Variable Minimization Example ith Don t cares Using, find a minimal sum of products (SOP) expression for prime BCDdigit detector which gives when the input BCD digit is prime, Since the values - do not occur in a BCD digit minterms - are treated as don t cares giving the expression: F(N,N,N,N) = S N,N,N,N (,,,,) + d(,,,,,) From : Prime Implicants: N. N N. N N. N Distinguished -cells: Cell covered by N. N Cell covered by N. N Here not all prime implicants are essential prime implicants that must be included minimum SOP expression: N N N N N N N. N d d d d 8 9 d d N. N N F = N. N + N. N N N. N EECC - Shaaban # Lec # inter --

Minimization of Product of Sums Similar to minimization of sum of products by using duality and looking at -cells instead of -cells. A set of i -cells may be combined if i variables take all i possible combinations within the set while the remaining variables have the same value. In the resulting n-i literals sum term, a variable is complemented if it appears as in all the -cells, and uncomplemented if it appears as. A prime implicate of a logic function F(,.. n ), is a normal sum term S(,.. n ) implied by F, such as if any variable is removed from S, then the resulting sum term is not implied by F. A minimal product is a product of prime implicates. EECC - Shaaban # Lec # inter --

Product of Sums Minimization Example Using, find a minimal product of sums (POS) expression expression for the function: F(,,) = P,, (,,,) Truth Table Row F EECC - Shaaban # Lec # inter --

Product of Sums Minimization Example Using, find a minimal product of sums (POS) expression expression for the function: F(,,) = P,, (,,,) ( + ) Truth Table Row F ( + ) Minimum POS for F = ( + ). ( + ) EECC - Shaaban # Lec # inter --

Product of Sums Minimization Example Using, find a minimal product of sums (POS) expression expression for the function: F(,,,) = P,,, (,,8,,,,,) 8 9 EECC - Shaaban # Lec # inter --

Product of Sums Minimization Example Using, find a minimal product of sums (POS) expression expression for the function: F(,,,) = P,,, (,,8,,,,,) 8 ( + ) ( + + ) 9 ( + ) Minimum POS for F = ( + + ). ( + ). ( + ) EECC - Shaaban # Lec # inter --

-variable s The for a -variable logic function F(V,,,,) is organized as two -variable s: 8 8 9 9 8 9 V = V = Corresponding squares of each map are adjacent. Can be visualised as being one -variable map on top of another -variable map. EECC - Shaaban #8 Lec # inter --

-Variable SOP Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(V,,,,) = S V,,,, (,,,,9,,,,,,9,) 8 9 9 8 V = V = 8 9 EECC - Shaaban #9 Lec # inter --

-Variable SOP Minimization Example Using, find a minimal sum of products (SOP) expression expression for the function: F(V,,,,) = S V,,,, (,,,,9,,,,,,9,) V... 8 9 9 8 V = V = 8 9 Minimum SOP for F = V.. +. EECC - Shaaban # Lec # inter --

-variable s for a -variable logic function F(U,V,,,,) is organized as two -variable s: 8 8 9 9 9 8 U,V =, U,V =, 8 9 8 9 9 8 U,V =, U,V =, EECC - Shaaban # Lec # inter --