Lab #2 Activity. 4) Simulate the circuit and show instructor the simulation result.

Similar documents
COMBINATIONAL CIRCUITS

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

The components. E3: Digital electronics. Goals:

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

Seven-Segment LED Displays

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Sistemas Digitais I LESI - 2º ano

EXPERIMENT 8. Flip-Flops and Sequential Circuits

Digital Electronics Detailed Outline


Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Understanding Logic Design

Binary Adders: Half Adders and Full Adders

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

Figure 8-1 Four Possible Results of Adding Two Bits

Gates, Circuits, and Boolean Algebra

Operating Manual Ver.1.1

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

A Digital Timer Implementation using 7 Segment Displays

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Upon completion of unit 1.1, students will be able to

DEPARTMENT OF INFORMATION TECHNLOGY

Let s put together a Manual Processor

3-Digit Counter and Display

Two's Complement Adder/Subtractor Lab L03

Decimal Number (base 10) Binary Number (base 2)

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

Combinational circuits

BINARY CODED DECIMAL: B.C.D.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Lab 17: Building a 4-Digit 7-Segment LED Decoder

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Karnaugh Maps (K-map) Alternate representation of a truth table

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

ENGI 241 Experiment 5 Basic Logic Gates

LFSR BASED COUNTERS AVINASH AJANE, B.E. A technical report submitted to the Graduate School. in partial fulfillment of the requirements

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

VENDING MACHINE. ECE261 Project Proposal Presentaion. Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan

ASYNCHRONOUS COUNTERS

5 Combinatorial Components. 5.0 Full adder. Full subtractor

Robot Board Sub-System Testing. Abstract. Introduction and Theory. Equipment. Procedures. EE 101 Spring 2006 Date: Lab Section # Lab #6

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Interfacing To Alphanumeric Displays

Digital Systems Laboratory

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

2011, The McGraw-Hill Companies, Inc. Chapter 3

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : JUL.03,2001 TOTAL PAGE : 7

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

Counters and Decoders

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

POINTS POSITION INDICATOR PPI4

CMOS Binary Full Adder

CHAPTER 3 Boolean Algebra and Digital Logic

Active Learning in the Introduction to Digital Logic Design Laboratory Course

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS (LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : DEC.01,1999 TOTAL PAGE : 7 APPROVED BY:

A Lesson on Digital Clocks, One Shots and Counters

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

A Lesson on Digital Clocks, One Shots and Counters

MIDECO 64-outputs MIDI note decoder USER MANUAL. Roman Sowa 2012

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16400(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : JAN.19,2000 TOTAL PAGE : 7 APPROVED BY:

Copyright Peter R. Rony All rights reserved.

TIL311 HEXADECIMAL DISPLAY WITH LOGIC

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

CSE140: Components and Design Techniques for Digital Systems

Two-level logic using NAND gates

Lab 1: Full Adder 0.0

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

EC313 - VHDL State Machine Example

Verification & Design Techniques Used in a Graduate Level VHDL Course

Systems I: Computer Organization and Architecture

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Hexadecimal and Numeric Indicators. Technical Data

PLL frequency synthesizer

Lecture 5: Gate Logic Logic Optimization

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Unit 3 Boolean Algebra (Continued)

Combinational Logic Design

Table 1 Comparison of DC, Uni-Polar and Bi-polar Stepper Motors

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

CHAPTER 11: Flip Flops

DESIGN OF GATE NETWORKS

Chapter 7 Memory and Programmable Logic

FEATURES DESCRIPTION. PT6321 Fluorescent Display Tube Controller Driver

E158 Intro to CMOS VLSI Design. Alarm Clock

Digital Logic Elements, Clock, and Memory Elements

Application Note. Line Card Redundancy Design With the XRT83SL38 T1/E1 SH/LH LIU ICs

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1

Ultrasound Distance Measurement

Transcription:

1

2

Lab #2 Activity Build the given circuit used to display numbers using a 7-segment display. The schematics on the following pages show the circuit using a common anode (CA) 7-segment display (M72) using the 74LS47 BCD to 7-segment active low decoder and the common cathode (CC) 7-segment display (M74) with the 74LS48 BCD to 7-segment active high decoder. 1) Select one of the designs (CA or CC) CA CC 2) Use the necessary datasheets 3) Show your instructor a schematic of your design (complete schematic showing all the signals, name of signals, and pin numbers). 4) Simulate the circuit and show instructor the simulation result. 5) Build the circuit and show your instructor the working circuit. Do not take the circuit apart as it is used in lab activity #3! 3

Lab #2 Activity A0 A1 A2 A3 (A0 A3 signals are generated by using 4 Switches located on the digital module card) 74LS47 BCD To 7-seg Decoder active Low outputs a g CA 7-segment display +5v R 470Ω Common Anode 7-segment display design 4

Lab #2 Activity A0 A1 A2 A3 (A0 A3 signals are generated by using 4 Switches located on the digital module card) 74LS48 BCD To 7-seg Decoder active High outputs a g CC 7-segment display Ground R 470Ω Common Cathode 7-segment display design 5

Lab #2 Activity 6

Lab #2 Activity 74LS47 Connection Data 74LS47 7

Lab #2 Activity 74LS47 Truth Table 8

Lab #2 Activity Common Anode: M72 9

Lab #2 Activity Common Cathode: M74 10

11

Lab #3 Activity Build a circuit that will add two 4-bit binary numbers (A0 A3 and B0 B3). Use the 74LS83 full adder chip to perform this 4-bit addition. Display the sum value using the common anode 7-segment display or the common cathode display (M74 C/D) built in lab activity #2. As well, display the carry bit. A block diagram of this circuit is shown on the next two pages. 1) Show your instructor a schematic of your design (complete schematic showing all the signals, name of signals, and pin numbers). 4) Simulate the circuit and show instructor the simulation result. 5) Build the circuit and show your instructor the working circuit. Do not take the circuit apart as it is used in lab activity #4! 12

Lab #3 Activity S 0 S 3 74ls83 4-bit Full Adder Cin GND A D BCD To 7-seg decoder 74LS47 a g CA 7-segment display Cout R 470 Ohms A3 A2 A1A0 B3 B2 B1 B0 Switches Carry bit LED +5 v (Digital Module) Common Anode 7-segment display design 13

Lab #3 Activity S 0 S 3 74ls83 4-bit Full Adder Cin GND A D BCD To 7-seg decoder 74LS48 a g CC 7-segment display Cout R 470 Ohms A3 A2 A1A0 B3 B2 B1 B0 Switches Carry bit LED Gnd (Digital Module) Common Cathode 7-segment display design 14

15

Lab #4 Activity Build a circuit that will add and subtract two 4-bit binary numbers (A0 A3 and B0 B3). Use the 74LS83 full adder circuit, (used in lab activity #3), and add XOR gates to perform the 4-bit addition & subtraction. Display the sum value using the common anode 7-segment display or the common cathode display (M74 C/D) used in lab activity #3. A block diagram of this circuit is shown on the next two pages. 1) Show your instructor a schematic of your design (complete schematic showing all the signals, name of signals, and pin numbers). 4) Simulate the circuit and show instructor the simulation result. 5) Build the circuit and show your instructor the working circuit. Do not take the circuit apart as it is used in lab activity #5! 16

Lab #4 Activity 2 s Complement Adder &Subtract circuit To 7-segment display circuit from lab activity #3 74ls86 Carry bit LED 17 17

18

Lab #5 Activity Build a circuit that will compare two 4-bit binary numbers (A0 A3 and B0 B3). Use the 74LS85 comparator chip to perform this 4-bit comparison. Display, using three LEDs, whether A = B, A > B or A < B. Use the adder circuit and the common anode 7-segment display or the common cathode display (M74 C/D) used in lab activity #4. A block diagram of this circuit is shown on the next two pages. 1) Show your instructor a schematic of your design (complete schematic showing all the signals, name of signals, and pin numbers). 4) Simulate the circuit and show instructor the simulation result. 5) Build the circuit and show your instructor the working circuit. 19

Lab #5 Activity S 0 S 3 74ls83 4-bit Full Adder Cin Cout A D + BCD To 7-seg decoder 74LS47 a g CA 7-segment display LED R 470 Ohms 74ls86 A3 A2 A1A0 B3 B2 B1 B0 Switches (Digital Module) Common Anode 7-segment display design 74ls85 4-bit Comparator A<B A>B A=B +5v 20

Lab #5 Activity S 0 S 3 74ls83 4-bit Full Adder Cin Cout GND A D BCD To 7-seg decoder 74LS48 a g CC 7-segment display R 470 Ohms 74ls86 A3 A2 A1A0 B3 B2 B1 B0 Switches (Digital Module) Carry bit LED Common Cathode 7-segment display design 74ls85 4-bit Comparator A<B A>B A=B Gnd 21