Digital Logic: From Transistors to Gates. Textbook Chapter 3

Similar documents
Gates, Circuits, and Boolean Algebra

Chapter 2 Logic Gates and Introduction to Computer Architecture

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

ECE124 Digital Circuits and Systems Page 1

Basic Logic Gates Richard E. Haskell

Chapter 10 Advanced CMOS Circuits

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

CMOS Binary Full Adder

The MOSFET Transistor

Introduction to CMOS VLSI Design

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Field-Effect (FET) transistors

Lecture 5: Gate Logic Logic Optimization

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

ENGI 241 Experiment 5 Basic Logic Gates

Computer System: User s View. Computer System Components: High Level View. Input. Output. Computer. Computer System: Motherboard Level

Introduction to Digital System Design

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Digital Integrated Circuit (IC) Layout and Design

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

CMOS Logic Integrated Circuits

Interfacing 3V and 5V applications

Power Reduction Techniques in the SoC Clock Network. Clock Power

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

The Central Processing Unit:

Module 7 : I/O PADs Lecture 33 : I/O PADs

Lecture 24. Inductance and Switching Power Supplies (how your solar charger voltage converter works)

Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits

The components. E3: Digital electronics. Goals:

System on Chip Design. Michael Nydegger

Fabrication and Manufacturing (Basics) Batch processes

3.Basic Gate Combinations

Analog & Digital Electronics Course No: PH-218

Copyright Peter R. Rony All rights reserved.

Introduction to Semiconductor Manufacturing Technology. Chapter 1, Introduction. Hong Xiao, Ph. D.

Upon completion of unit 1.1, students will be able to

The Motherboard Chapter #5

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad

BOOLEAN ALGEBRA & LOGIC GATES

CO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1

CHAPTER 3 Boolean Algebra and Digital Logic

Layout of Multiple Cells

CSE140: Components and Design Techniques for Digital Systems. Introduction. Prof. Tajana Simunic Rosing

GRADE 11A: Physics 5. UNIT 11AP.5 6 hours. Electronic devices. Resources. About this unit. Previous learning. Expectations

Binary Adders: Half Adders and Full Adders

Computer Systems Structure Main Memory Organization

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Digital Electronics Detailed Outline

ECE 410: VLSI Design Course Introduction

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Introduction to Microprocessors

CSE140 Homework #7 - Solution

Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

Flip-Flops, Registers, Counters, and a Simple Processor

Figure 8-1 Four Possible Results of Adding Two Bits

Introduction to VLSI Programming. TU/e course 2IN30. Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.

Understanding Logic Design

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Let s put together a Manual Processor

Intel s Revolutionary 22 nm Transistor Technology

Combinational circuits

Sequential 4-bit Adder Design Report

CHAPTER 16 MEMORY CIRCUITS

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2

Generations of the computer. processors.

Notes about Small Signal Model. for EE 40 Intro to Microelectronic Circuits

Semiconduttori - C-MOS

EDC Lesson 12: Transistor and FET Characteristics EDCLesson12- ", Raj Kamal, 1

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing

Memory Systems. Static Random Access Memory (SRAM) Cell

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Design Cycle for Microprocessors

International Journal of Electronics and Computer Science Engineering 1482

Multiplexers Two Types + Verilog

EGR 278 Digital Logic Lab File: N278L3A Lab # 3 Open-Collector and Driver Gates

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Micron MT9D111 2 Megapixel CMOS Image Sensor Functional Analysis

Boolean Algebra Part 1

True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique

Content Map For Career & Technology

CHAPTER 11: Flip Flops

What is a System on a Chip?

VCE Physics and VCE Systems Engineering: Table of electronic symbols

A Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem

NAME AND SURNAME. TIME: 1 hour 30 minutes 1/6

Interfacing Analog to Digital Data Converters

Chapter 6 TRANSISTOR-TRANSISTOR LOGIC. 3-emitter transistor.

CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX

Wires & Connections Component Circuit Symbol Function of Component. Power Supplies Component Circuit Symbol Function of Component

Lecture 30: Biasing MOSFET Amplifiers. MOSFET Current Mirrors.

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

Leakage Power Reduction Using Sleepy Stack Power Gating Technique

Low Power AMD Athlon 64 and AMD Opteron Processors

Transcription:

Digital Logic: From Transistors to Gates Textbook Chapter 3

The Transistor Transistor: building block of computers Microprocessors contain tons of transistors AMD 6-core Opteron (2009): 904 million Intel Core i7 Quad (2008): 731 million Intel Core 2 Duo (2006): 291 million Intel Itanium 2 (2003): 220 million Intel Pentium 4 (2000): 42 million IBM PowerPC 750FX (2002): 38 million IBM/Apple PowerPC G5 (2003): 58 million Intel 4004 (1971): 2300 CMPE12 Fall 2009 01-2

The Transistor: Past and Present CMPE12 Fall 2009 01-3

Moore s Law The number of active components per chip will double every 18 months. CMPE12 Fall 2009 01-4

GPU Processing Compared to CPU CMPE12 Fall 2009 01-5

What Is a Transistor? A switch, which can close between the source and the drain Changing the voltage of the gate lets you change the current flow between the source and drain (closing or opening the switch) CMPE12 Fall 2009 01-6

Metal-Oxide-Semiconductor transistor CMPE12 Fall 2009 01-7

How big is a transistor? If a CPU die were as big as this whole classroom A transistor would be CMPE12 Fall 2009 01-8

What is a transistor? Logically, each transistor is used as a switch Combined to implement logic functions AND, OR, NOT Combined to build higher-level structures Adder, multiplexer, decoder, register, Combined to build a processor LC-3, Core 2 Duo, etc CMPE12 Fall 2009 01-9

Simple switch circuit Switch open: No current through circuit Light is off V out is +2.9V Switch-based circuits can easily represent two states: on/off, open/closed, voltage/no voltage. Switch closed: Short circuit across switch Current flows Light is on V out is 0V CMPE12 Fall 2009 01-10

n-type MOS transistor n-type MOS (nmos) when Gate has positive voltage, short circuit between #1 and #2 (switch closed) when Gate has zero voltage, open circuit between #1 and #2 (switch open) Gate = 1 Terminal #2 must be connected to GND (0V). Gate = 0 CMPE12 Fall 2009 01-11

p-type MOS transistor p-type is complementary to n-type when Gate has positive voltage, open circuit between #1 and #2 (switch open) when Gate has zero voltage, short circuit between #1 and #2 (switch closed) Gate = 1 Terminal #1 must be connected to +2.9V in this example. Gate = 0 CMPE12 Fall 2009 01-12

Digital Values for Analog Signals Use the switch behavior of MOS transistors to implement logical functions: AND, OR, NOT Digital symbols: We assign a range of analog voltages to each digital (logic) symbol Assignment of voltage ranges depends on electrical properties of transistors being used CMPE12 Fall 2009 01-13

CMOS circuit CMOS is Complementary Metal Oxide Semiconductor Uses both n-type and p-type MOS transistors p-type (pmos) Attached to + voltage Pulls output voltage UP when input is zero n-type (nmos) Attached to GND Pulls output voltage DOWN when input is one CMPE12 Fall 2009 01-14

Truth Table The most basic representation of a logic function It is a perfect induction proof - Lists the output for all possible input combinations How many rows of the truth table needed? 2 #inputs Inputs A B Outputs X Y CMPE12 Fall 2009 01-15

Truth Table: Inverter Inverted signals are denoted with an overbar Or with a prime symbol A Input Output A Y = A CMPE12 Fall 2009 01-16

Inverter (NOT gate) In Out 0 V 2.9 V 2.9 V 0 V In Out 0 1 1 0 CMPE12 Fall 2009 01-17

Truth Table: AND Gate The result of an AND operation is 1 if and only if all inputs are 1 Depict AND by the multiplication symbol A B Or by lumping the signals together AB We don t really build these gates Inputs A B Output Y = A B CMPE12 Fall 2009 01-18

NAND gate (NOT-AND) Note: Parallel structure on top, serial on bottom. A B C 0 0 1 0 1 1 1 0 1 1 1 0 CMPE12 Fall 2009 01-19

AND gate A B C 0 0 0 0 1 0 1 0 0 1 1 1 Add an inverter to a NAND. CMPE12 Fall 2009 01-20

Truth Table: OR Gate The result of an OR operation is 1 if and only if any inputs are 1 Depict OR by the addition symbol A+B Inputs A B Output Y = A + B CMPE12 Fall 2009 01-21

NOR Gate: NOT-OR Note: Serial structure on top, parallel on bottom. A B C 0 0 1 0 1 0 1 0 0 1 1 0 CMPE12 Fall 2009 01-22

OR gate A B C 0 0 0 0 1 1 1 0 1 1 1 1 Add an inverter to a NOR gate. CMPE12 Fall 2009 01-23

Truth table to transistors So giving some arbitrary truth table, how do you go about creating a transistor-based circuit for it? Typically this is only done for a handful of gate types. (ASIC flow vs full custom) Recall: PMOS (with the bubbles) on top NMOS (no bubbles) on bottom Series structure makes AND Parallel structure makes OR CMPE12 Fall 2009 01-24

Synthesis of an AOI Gate AOI means AND-OR-Invert There are many kinds of these in standard cell libraries CMPE12 Fall 2009 01-27

Synthesis of AOI Gate CMPE12 Fall 2009 01-28

Why are our circuits so big? The circuits for the NAND and NOR were a lot smaller than the one we just did. Why is that? We just used the brute force method. To do correctly you need the Function and the dual of the function. CMPE12 Fall 2009 01-29