Digital Circuits Laboratory LAB no. 2. LOGIC GATES

Similar documents
Gates, Circuits, and Boolean Algebra

EGR 278 Digital Logic Lab File: N278L3A Lab # 3 Open-Collector and Driver Gates

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

ASYNCHRONOUS COUNTERS

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

ENGI 241 Experiment 5 Basic Logic Gates

CHAPTER 11: Flip Flops

Decimal Number (base 10) Binary Number (base 2)

Upon completion of unit 1.1, students will be able to

Lab 1: Full Adder 0.0

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

EE 209 Lab 1 Sound the Alarm

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Lecture 8: Synchronous Digital Systems

Binary Adders: Half Adders and Full Adders

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

CSE140 Homework #7 - Solution

Understanding Logic Design

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

The components. E3: Digital electronics. Goals:

6.004 Computation Structures Spring 2009

Basic Logic Gates Richard E. Haskell

SYSTEMS OF LINEAR EQUATIONS

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

Counters and Decoders

Circuits and Boolean Expressions

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Chapter 7 Memory and Programmable Logic

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Digital Electronics Detailed Outline

Two's Complement Adder/Subtractor Lab L03

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

CMOS Binary Full Adder

ECE124 Digital Circuits and Systems Page 1

EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS

Keywords Quantum logic gates, Quantum computing, Logic gate, Quantum computer

Electronics Merit Badge Class 3. 1/30/2014 Electronics Merit Badge Class 3 1

Module 3: Floyd, Digital Fundamental

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Digital Systems. Syllabus 8/18/2010 1

Combinational-Circuit Building Blocks

Final Project Report E3390 Electronic Circuit Design Lab. Automatic Phone-Alert Home Security System

Content Map For Career & Technology

3.Basic Gate Combinations

EXPERIMENT 8. Flip-Flops and Sequential Circuits

Chapter 2 Logic Gates and Introduction to Computer Architecture

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

International Journal of Electronics and Computer Science Engineering 1482

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters

Combinational Logic Design

Lab 11 Digital Dice. Figure Digital Dice Circuit on NI ELVIS II Workstation

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

After opening the Programs> Xilinx ISE 8.1i > Project Navigator, you will come to this screen as start-up.

Lab 7: Operational Amplifiers Part I

Multiplexers Two Types + Verilog

GRADE 11A: Physics 5. UNIT 11AP.5 6 hours. Electronic devices. Resources. About this unit. Previous learning. Expectations

Chapter 10 Advanced CMOS Circuits

Logic in Computer Science: Logic Gates

Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits

DEPARTMENT OF INFORMATION TECHNLOGY

Karnaugh Maps (K-map) Alternate representation of a truth table

Master/Slave Flip Flops

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

DIGITAL LOGIC CURRENT FLOW

2 Elements of classical computer science

Input, Process and Output

CMOS Power Consumption and C pd Calculation

Contents COUNTER. Unit III- Counters

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Theory of Logic Circuits. Laboratory manual. Exercise 3

Lesson 12 Sequential Circuits: Flip-Flops

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

Gate Delay Model. Estimating Delays. Effort Delay. Gate Delay. Computing Logical Effort. Logical Effort

Memory Elements. Combinational logic cannot remember

Elementary Logic Gates

Document Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis

Exponential Functions

Let s put together a Manual Processor

(1) /30 (2) /30 (3) /40 TOTAL /100

CS311 Lecture: Sequential Circuits

Transcription:

Digital Circuits Labat. Introduction LOGIC GATES Combinational logic sstems, no matter how complicated the are, the are realized with logic gates. An elementar logic gate implements a two variables unction. Thus, the elementar unctions are AND, OR, NOT, NAND, NOR and XOR. In practice the logic gates can be ound as integrated circuits. On such circuit,, 2, 3, 4 6 gates are availbale accding to the number o inputs... AND gate The unction AND has the ollowing intendment: - i at least one input is logic, then the output is logic. - i both inputs are logic, then the output is logic. AND gate smbol: Truth table: Logic ecuation:.3. NOT gate The unction NOT has the ollowing intendment: = =.2. OR gate The unction OR has the ollowing intendment: - the output is true (logic ) i at least one input is true (logic ). - the output is alse (logic ) i both inputs are alse ( logic). OR gate smbol: Truth table: Logic ecuation: =+ =

Digital Circuits Labat - the output is true (logic ) i the input is alse (logic ) - the output is alse (logic ) i the input is true (logic ). NOT gate smbol: Truth table: Logic ecuation: =.4. NAND gate The unction NAND has the ollowing interpretation: - the output is alse (logic ) i both inputs are true (logic ) - the output is true (logic ) i at least one input is alse (logic ). NAND gate smbol: Truth table: Logic ecuation: = =.5. NOR gate The unction OR has the ollowing intendment: - the output is alse (logic ) i at least one input is true (logic ). - the output is true (logic ) i both inputs are alse ( logic). NOR gate smbol: Truth table: Logic ecuation: =+ =.6. XOR gate (eclussive OR) The unction XOR has the ollowing intendment: - the output is alse (logic ) i both inputs are in the same logic state - the output is true i the inputs are in opposite logic states. 2

Digital Circuits Labat The XOR gate signals the coincidence o the inputs when its output is alse. It realizes the modulo 2 sum. XOR gate smbol: Truth table: Logic ecuation: 2. Implementation o elementar logic unctions using other logic unctions An o the above elementar logic unctions can be realized using other elementar unctions. This is useul when implementing a schematic with integrated circuits (IC) in der to minimize the number o ICs used capsules. Thus, ou can use ree gates available on eisting ICs capsules. F eample, i ou need an inverter (NOT) it is not economic to introduce an IC containing 6 inverters. It can simpl be replaced b a gate "NAND" "NOR" with the inputs tied together. Finall, ou will get a price reduction our circuit. 2.. Implementing the unction NOT a) using NAND NOR gates = = = ( ) = (+ ) = = b) using XOR gate = = + = V CC = 2.2. Implementing the unction AND a) = b) = = (+ ) 3

Digital Circuits Labat = = = = 2.3. Implementing the unction OR = + = + = ( + ) = + = + = + = ( ) = + 2.4. Implementing the unction NOR = + = = + 4

Digital Circuits Labat 2.5. Implementing the unction NAND = = + = 2.6. Implementing the unction XOR = = + = 3. Lab wks Complete the ollowing sheet accding to the indications. 5

Digital Circuits Labat LAB SHEET Veri the operation o the elementar logic gates (AND, OR, NOT, NAND, NOR, XOR) using MaPlusII. Setup in the sc ile the input signals as shown below and draw the output as obtained rom simulation. Etract each o the gates the truth table rom the simulation wavems and measure the dela time between the inputs and the output. Compare the etracted truth tables with the tables given above. AND: t dela = NOT: t dela = OR: t dela = NAND: t dela = NOR: t dela = XOR: t dela = 6