NOT AND OR XOR NAND NOR

Similar documents
1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

ENGI 241 Experiment 5 Basic Logic Gates

Gates, Circuits, and Boolean Algebra

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Boolean Algebra Part 1

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Binary Adders: Half Adders and Full Adders

Unit 3 Boolean Algebra (Continued)

Combinational circuits

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Logic in Computer Science: Logic Gates

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Understanding Logic Design

Basic Logic Gates Richard E. Haskell

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

CHAPTER 3 Boolean Algebra and Digital Logic

BOOLEAN ALGEBRA & LOGIC GATES

Simplifying Logic Circuits with Karnaugh Maps

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Lecture 8: Synchronous Digital Systems

Logic gates. Chapter. 9.1 Logic gates. MIL symbols. Learning Summary. In this chapter you will learn about: Logic gates

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

CH3 Boolean Algebra (cont d)

Switching Algebra and Logic Gates

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Counters and Decoders

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 OUTCOME 3 PART 1

Upon completion of unit 1.1, students will be able to

Two-level logic using NAND gates

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

Circuits and Boolean Expressions

CHAPTER 2. Logic. 1. Logic Definitions. Notation: Variables are used to represent propositions. The most common variables used are p, q, and r.

DEPARTMENT OF INFORMATION TECHNLOGY

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

DESIGN OF GATE NETWORKS

3.Basic Gate Combinations

CSE140: Midterm 1 Solution and Rubric

Programming A PLC. Standard Instructions

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

Lecture 5: Gate Logic Logic Optimization

2.0 Chapter Overview. 2.1 Boolean Algebra

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Click on the links below to jump directly to the relevant section

Chapter 1. Computation theory

Digital Electronics Detailed Outline

Sistemas Digitais I LESI - 2º ano

MBA Jump Start Program

Boolean Algebra (cont d) UNIT 3 BOOLEAN ALGEBRA (CONT D) Guidelines for Multiplying Out and Factoring. Objectives. Iris Hui-Ru Jiang Spring 2010

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

CSE140: Components and Design Techniques for Digital Systems

Chapter 5. Rational Expressions

Combinational Logic Design

6. BOOLEAN LOGIC DESIGN

Logic Reference Guide

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

Chapter 2 Logic Gates and Introduction to Computer Architecture

Lecture Notes in Discrete Mathematics. Marcel B. Finan Arkansas Tech University c All Rights Reserved

Introduction to Digital Logic with Laboratory Exercises

CHAPTER 11 LATCHES AND FLIP-FLOPS

Number Systems. Introduction / Number Systems

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Wires & Connections Component Circuit Symbol Function of Component. Power Supplies Component Circuit Symbol Function of Component

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

CSE140 Homework #7 - Solution

Input, Process and Output

Decimal Number (base 10) Binary Number (base 2)

Ladder and Functional Block Programming

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

PRIMARY CONTENT MODULE Algebra I -Linear Equations & Inequalities T-71. Applications. F = mc + b.

Chapter 7 Memory and Programmable Logic

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

CS311 Lecture: Sequential Circuits

COMBINATIONAL CIRCUITS

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

The components. E3: Digital electronics. Goals:

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Section 1. Finding Common Terms

Copyright Peter R. Rony All rights reserved.

Apprentice Telecommunications Technician Test (CTT) Study Guide

Counters are sequential circuits which "count" through a specific state sequence.

Chapter 10 Advanced CMOS Circuits

COMPUTER SCIENCE. Paper 1 (THEORY)

Xilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Programmable Logic Controllers Definition. Programmable Logic Controllers History

Section 1.4 Place Value Systems of Numeration in Other Bases

Propositional Logic. A proposition is a declarative sentence (a sentence that declares a fact) that is either true or false, but not both.

EG1108: Electrical Engineering

Study Guide for the Electronics Technician Pre-Employment Examination

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CMOS Binary Full Adder

BINARY CODED DECIMAL: B.C.D.

Transcription:

NOT AND OR XOR NAND NOR

Expression 1: It is raining today Expression 2: Today is my birthday X Meaning True False It is raining today It is not raining Binary representation of the above: X Meaning 1 It is raining today 0 It is not raining

Truth Tables: A table that shows the results of applying the logical function to all possible combinations of inputs. X Y Q 0 0 0 0 1 1 1 0 1 1 1 1 Boolean equation: An equation that expresses a Boolean output Q in terms of Boolean inputs X, Y, Z etc. To which one or more Boolean functions such as OR, AND, and NOT are applied. For example X+Y=Q

=0 Supply Lamp Supply Lamp =1

OR Function Supply X Lamp Q Truth Table Y X Y Q 0 0 0 0 1 1 1 0 1 1 1 1

OR Function Supply X Lamp Q Black-box Diagram Y X Y OR Q

AND Function Supply X Y Q Lamp Black-box Diagram X AND Q

AND Function Supply Truth Table X Y Q Lamp X Y Q 0 0 0 0 1 0 1 0 0 1 1 1

NOT Function Truth Table X Q 0 1 1 0 Q= NOT X or Q = X X Y Q 0 0 0 0 1 0 1 0 0 1 1 1

NOT Function Black-Box Diagram X NOT Q

Combination of AND and OR Supply X Y Lamp Q Boolean equation from the above arrangements: Z Q=(X AND Y) OR (X AND Z) Q=X.Y + X.Z Q= x.(y+z)

1. Draw the truth tables for the AND, OR and NOT functions 2. What logic function is performed by the switch arrangement shown below? Supply X Y Lamp Q 3. Draw a switch arrangement for the AND function 4. Draw the switch arrangement for output Q where Q=X.Y + X.Z

Logic Gate is an electronic circuit that performs the Boolean function. Symbols used: Q=A.B Q=A A B Q A Q AND Gate NOT Gate A B Q A B Q A B Q Q=A+B OR Gate NOR Gate Q=A+B NAND Gate Q=A.B

A B C D E F Q Q=(A.B)+(C.D) Q=E+F

A B C D E F Q Suppose we require an output Q from three inputs A, B, C such that Q= 0 when A is present (1) and B is present (1) OR When B is not present (0) but C is present (1) Q= A.B + B.C

A B A.B A.B+ B. C=Q Q B B.C C Q= A.B+B.C

A B Q=A B Also known as EX-OR or XOR function Differs slightly from the normal OR function, often called the inclusive OR function The inclusive OR function gives an output of 1 if any input is 1 The exclusive OR function gives an output of 1 if only one of the inputs is 1 and not if both inputs are 1 Input A Input B Output 0 0 0 0 1 1 1 0 1 1 1 0 XOR Function Input A Input B Output 0 0 0 0 1 1 1 0 1 1 1 1 OR Function

A gate which performs the XOR function is called an exclusive OR, EX-OR or XOR gate The XOR gate is sometimes known as a non-equivalence gate as its output is 1 if the inputs are not equivalent Boolean algebra representation of the exclusive OR function is: Q = A.B + A.B Condition: A=1, B=0 A.B i.e. A AND [NOT B] Condition: A=0, B=1 A.B i.e. [NOT A] AND B therefore Q=1

A B A.B Boolean function, which is simply a combination of the AND and NOT functions NOT AND abbreviated to NAND A.B Indicates inverted output NAND function: logic circuit A B A.B A.B Truth Table Input A Input B Output 0 0 1 0 1 1 1 0 1 1 1 0

A B A+B Indicates inverted output NOT OR function NOR function: logic circuit A B A+B A+B Truth Table Input A Input B Output 0 0 1 0 1 0 1 0 0 1 1 0

1. Draw truth tables for the NAND, NOR and XOR logic gates 2. Draw the circuit symbols for the AND, OR, NOT, NAND NOR and XOR logic gates 3. EXPRESS q IN TERMS OF Boolean variables A, B and C for the arrangements of logic gates below: A B Q C

1. Construct a logic circuit using only NAND gates for the Boolean expression (A.B).(B.A) 2. Construct logic circuits, using only NOR gates, for the Boolean expression (A+B)+(A+B)

Enable Boolean expressions to be converted to forms requiring only the OR and NOT functions or only the AND and NOT functions This means any Boolean expression may be implemented using only OR gates and NOT gates [NOR gates] or using only AND gates and NOT gates [NAND gates] NAND and NOR gates may be used as NOT gates by connecting all the gate inputs together

Therefore, NOR gates alone or NAND gates alone can implement any Boolean function The fabrication on a single chip of many NOR gates or many NAND gates is possible with integrated circuit technology

In general, De Morgan s Laws may be written as follows: A 1 + A 2 + A 3 +..+ A n = A 1.A 2.A 3..A n A 1.A 2.A 3..A n = A 1 +A 2 +A 3 + +A n In simplest form : A + B = A.B A.B = A + B

The laws are easily remembered as everything associated with an expression must be changed: The logical connectives must be changed: AND to OR and OR to AND The logical state of each variable must be changed: A to A, A to A The logical state of the complete expression must be changed: expression to expression, expression to expression

1. Show that A.B+A.B = (A+B).(A+B), where A and B are Boolean variables 2. Show that (A+B).(A+B) = (A+B).(A+B) by using A.A = B.B = 0 3. Simplify 1.B where B is a Boolean variable and 1 is a Boolean constant 4. Show that (A.A.B).(B.A.B) = A.B + B.A 5. Output Q = A.(C+D)+B.(C+D) where A, B, C and D are Boolean inputs. Show how it is possible to use just four NAND gates to produce output Q from A, B, C and D. One of the NAND gates is used as a NOT gate

In this topic we have covered: Boolean variables may have two discrete possible values, e.g. true or false, 1 or 0 A truth table shows the result of applying a logical function to all possible input combinations OR function (+): output is true if either or both inputs are true AND function (.): the output is true if all inputs are true NOT function ( ): the output is the inversion of the input XOR function( ): the output is true if either input is true but not if both are true

In this topic we have covered: NAND function (NOT AND): the output is true if any input is false NOR function (NOT OR): the output is true only when all inputs are false Logic gates perform Boolean functions such as AND, OR and NOT Output Q is expressed in terms of Boolean inputs X, Y, Z etc. and Boolean functions De Morgan s Laws: A+B = A.B and A.B=A+B To simplify a logical expression use a truth table to write down input combinations that make the output 1 then use De Morgan s Law to produce a solution in NAND or NOR

In this topic we have covered: The logic gate symbols: