Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction



Similar documents
ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Gates, Circuits, and Boolean Algebra

Lecture 5: Gate Logic Logic Optimization

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Understanding Logic Design

BOOLEAN ALGEBRA & LOGIC GATES

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Boolean Algebra Part 1

Digital Electronics Detailed Outline

Analog & Digital Electronics Course No: PH-218

Chapter 10 Advanced CMOS Circuits

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

CHAPTER 3 Boolean Algebra and Digital Logic

Elementary Logic Gates

Digital Logic Elements, Clock, and Memory Elements

ENGI 241 Experiment 5 Basic Logic Gates

Sum-of-Products and Product-of-Sums expressions

Logic in Computer Science: Logic Gates

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Binary Adders: Half Adders and Full Adders

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

Counters and Decoders

Two-level logic using NAND gates

Unit 3 Boolean Algebra (Continued)

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Chapter 6 TRANSISTOR-TRANSISTOR LOGIC. 3-emitter transistor.

Upon completion of unit 1.1, students will be able to

ECE124 Digital Circuits and Systems Page 1

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

ANALOG & DIGITAL ELECTRONICS

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

The MOSFET Transistor

Basic Logic Gates Richard E. Haskell

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Series and Parallel Circuits

CpE358/CS381. Switching Theory and Logical Design. Class 4

Using Op Amps As Comparators

Table 1 Comparison of DC, Uni-Polar and Bi-polar Stepper Motors

EXPERIMENT 3: TTL AND CMOS CHARACTERISTICS

Chapter 3 Digital Basics

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

Adder.PPT(10/1/2009) 5.1. Lecture 13. Adder Circuits

CS311 Lecture: Sequential Circuits

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Field-Effect (FET) transistors

The components. E3: Digital electronics. Goals:

Figure 8-1 Four Possible Results of Adding Two Bits

6. BOOLEAN LOGIC DESIGN

Boolean Algebra (cont d) UNIT 3 BOOLEAN ALGEBRA (CONT D) Guidelines for Multiplying Out and Factoring. Objectives. Iris Hui-Ru Jiang Spring 2010

3.Basic Gate Combinations

Lecture 5: Logical Effort

NAND and NOR Implementation

Module 7 : I/O PADs Lecture 33 : I/O PADs

EGR 278 Digital Logic Lab File: N278L3A Lab # 3 Open-Collector and Driver Gates

Experiment #5, Series and Parallel Circuits, Kirchhoff s Laws

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN

e.g. τ = 12 ps in 180nm, 40 ps in 0.6 µm Delay has two components where, f = Effort Delay (stage effort)= gh p =Parasitic Delay

Mixed Logic A B A B. 1. Ignore all bubbles on logic gates and inverters. This means

CSE140: Components and Design Techniques for Digital Systems

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

OPERATIONAL AMPLIFIERS

Pass Gate Logic An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).

CMOS Logic Integrated Circuits

CHAPTER 2. Logic. 1. Logic Definitions. Notation: Variables are used to represent propositions. The most common variables used are p, q, and r.

Using Logic to Design Computer Components

Chapter 2 Logic Gates and Introduction to Computer Architecture

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Logic gates. Chapter. 9.1 Logic gates. MIL symbols. Learning Summary. In this chapter you will learn about: Logic gates

GRADE 11A: Physics 5. UNIT 11AP.5 6 hours. Electronic devices. Resources. About this unit. Previous learning. Expectations

Lecture 8: Synchronous Digital Systems

Lab 5 Operational Amplifiers

CSE140: Components and Design Techniques for Digital Systems. Introduction. Prof. Tajana Simunic Rosing

Interfacing 3V and 5V applications

Logic Reference Guide

Combinational Logic Design

Gate Delay Model. Estimating Delays. Effort Delay. Gate Delay. Computing Logical Effort. Logical Effort

Diodes have an arrow showing the direction of the flow.

2.0 Chapter Overview. 2.1 Boolean Algebra

ERROR DETECTION AND CORRECTION

CONTENTS PREFACE 1 INTRODUCTION 1 2 NUMBER SYSTEMS AND CODES 25. vii

Sistemas Digitais I LESI - 2º ano

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2

LFSR BASED COUNTERS AVINASH AJANE, B.E. A technical report submitted to the Graduate School. in partial fulfillment of the requirements

6 Series Parallel Circuits

BIPOLAR JUNCTION TRANSISTORS

Layout of Multiple Cells

Kirchhoff's Current Law (KCL)

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Chapter 19 Operational Amplifiers

Switching Algebra and Logic Gates

Handout #1: Mathematical Reasoning

ECL: Emitter-Coupled Logic

Transcription:

Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and 5 volts =. Gates calculate various functions of 2 values (like ND). Computers are made up of gates. Gates are made of connected transistors (which are digital circuits). CS 6 Ward CS 6 Ward 2 Combinational Logic Translates a set of n input variables ( or ) by a mapping function (using Boolean operations) to produce a set of m output variables ( or ). i f = F (i,i,, i n- ) i f = F (i,i,, i n- ) F i n- f m- = F m- (i,i,, i n- ) Boolean Operators Basic operators NOT ND OR Other useful operators NND NOR XOR XNOR CS 6 Ward 3 CS 6 Ward 4

NOT (inverter) Operator [] NOT Operator [2] goes in, comes out and vice versa NOT truth table Simplified Circuit: When input (base) V in is low, transistor turns off (infinite resistance) which means output is V cc (typically 5 volts) ( in = out) +5 volts resistor X X = When V in is high, transistor acts like a wire to ground making output volts ( in = out) NOT gate symbol Time to make output change values is a few nanoseconds volts X Inversion bubble CS 6 Ward 5 CS 6 Ward 6 ND Operator NND Operator [] ND truth table B X X = B NND truth table (not and) X = B ND gate symbol B X NND gate symbol Circuit: NOT connected to a NND (next 2 slides) CS 6 Ward 7 CS 6 Ward 8

NND Operator [2] OR Operator Simplified Circuit: If V and V 2 are both high, both transistors will conduct and send the electricity to ground and V out will be low If either V or V 2 (or both) are low, the corresponding transistor resists, not allowing electricity to ground and output is high OR truth table B X X = + B OR gate symbol Circuit: NOT connected to NOR (next 2 slides) CS 6 Ward 9 CS 6 Ward NOR Operator [] NOR Operator [2] NOR truth table (not or) B X X = + B NOR gate symbol Simplified Circuit: If either input V or V 2 is high then transistor will conduct electricity to ground and output will be low If both inputs are low then both transistors resist, making output high CS 6 Ward CS 6 Ward 2

NOR Operator [3] XOR Operator ctual Circuit: Exclusive-OR example Truth table XOR = B = B + B 6 transistors, 5 resistors, & 3 diodes Symbol: CS 6 Ward 3 CS 6 Ward 4 XNOR Operator Gate Manufacturing Technology Exclusive-NOR example Truth table XNOR = B = B + B Symbol: XNO R Bipolar TTL (Transistor-Transistor Logic) workhorse of digital electronics ECL (Emitter-Coupled Logic) very fast MOS (Metal Oxide Semiconductor) slower than bipolar but needs less power and takes up less space so can put a lot on one chip PMOS NMOS CMOS (most modern CPU s and memories) CS 6 Ward 5 CS 6 Ward 6

Boolean Functions combination of Boolean operators F (,B,C) = + BC F 2 (,B,C) = BC + BC + BC + BC = C (by minimizing techniques shown later) Majority Function Truth Table majority function for 3 inputs ( if most inputs are, if most inputs are ) M (, B, C) B C M Recall: + operator means OR & no operator ( B C ) means ND CS 6 Ward 7 CS 6 Ward 8 Majority Function Circuit B C B C _ Majority Boolean Function dash () means (not ) Dots are connections Boolean algebra function for the majority function: M = B C + B C + B C + B C How was this formula (and circuit on previous slide) derived? CS 6 Ward 9 CS 6 Ward 2

Boolean Function from Truth Table [] Boolean Function from Truth Table [2] Boolean algebra function can be derived from any truth table For each in result, ND the row values (use NOT to make row values ) then OR those together Example: Draw circuit for function: X = B + B B X _ ND these rows: B B _ then OR them: B + B X = B + B sum-of-product (sop) form for function CS 6 Ward 2 CS 6 Ward 22 Circuits from SOP Functions [] Steps to implement a circuit:. Write down truth table 2. Provide inverters (NOTs) to generate complement of each input 3. Draw an ND gate for each term with as result 4. Wire the ND gates to inputs 5. Feed outputs of all ND gates to an OR gate 6. Simplify circuit, e.g:. Replace NOT ND with NND, NOT OR with NOR (for efficiency) 2. Replace large-number-of-input (say ) gates with many smaller-number-of-input (<) input gates (for efficiency and timing) Circuits from SOP Functions [2] Why simplification? NND and NOR gates are simpler (faster, smaller) than NOT ND and NOT OR Simpler, faster (?) to use small number of gate types Ultimately, want to implement circuit using a small complete set of operators (discussed later) NND and NOR are both complete because any Boolean function can be implemented with either Faster to use small number of inputs to a gate (fan-in) and small number of gate inputs from a gate output (fan-out) Typically, fan-in and fan-out limited to < CS 6 Ward 23 CS 6 Ward 24

Cascading to Reduce Inputs Basic Laws of Boolean lgebra Boolean algebra follows many algebra rules which can be used to make simpler circuits Example: B + C = ( B + C ) (3 gates vs 2 gates) CS 6 Ward 25 CS 6 Ward 26 Equivalent Gates/Symbols From these Boolean laws (identities), alternative symbols (implementations) for some gates can be derived: NND ND NOR OR Functionally Complete Sets of Gates Not all gate types are typically implemented in circuit design. Simpler if only or 2 types of gates are used. functionally complete set of gates means that any Boolean function can be implemented using only the gates in the set. Examples of functionally complete set ND, OR, NOT ND, NOT OR, NOT NND NOR CS 6 Ward 27 CS 6 Ward 28

NND & NOR Completeness Implement XOR with NNDs [] Exclusive-OR example Truth table (step ) First circuit from truth table (steps 2 5) Making (a) NOT, (b) ND, (c) OR with NND or NOR XOR = B = B + B CS 6 Ward 29 CS 6 Ward 3 Implement XOR with NNDs [2] Using Boolean algebra rules Implement XOR with NNDs [3] Circuits implementing XOR (in addition to the one given from sop on slide 29): Last formula is 3 NND gates (see next slide) CS 6 Ward 3 CS 6 Ward 32

Simplification Other Examples Boolean functions (and therefore circuits) can frequently be manipulated using Boolean laws into simpler functions (circuits), e.g., BC + C + B = (BC + B + C) = (BC + BC) ( + B) ( + B) = ( + B) + ( + B)B = + B + B + BB = ( + B + B) + = = ( + B) ( + B) (BC + B + C) = ( + ) = () = (previous slide) (above) = CS 6 Ward 33 CS 6 Ward 34 XOR Operations [] Recall XOR = B = B + B ( if B; otherwise ) XOR Operations [2] XOR = B = B + B = + = = + = = + = = + = B C = ( B) C = ( B)C + ( B)C = (B + B)C + (B + B)C B = B + B = B B = B + B = B Verify on your own Hint: start with the definition of XNOR = BC + BC + BC + BC (sop form) CS 6 Ward 35 CS 6 Ward 36

Ward 37 CS 6 B C Truth Table B C C B Thus, output TRUE iff odd-number of Boolean variables are TRUE. Used for memory check.