Bipolar static R/W memory, 184 advantages of, 185 disadvantages of, 185 Bit and byte organized memory,

Size: px
Start display at page:

Download "Bipolar static R/W memory, 184 advantages of, 185 disadvantages of, 185 Bit and byte organized memory,"

Transcription

1 Index A/D converter accuracy of, 327 advantages, 316 analog to digital conversion types, conversion time, 327 counter type ADC, disadvantages, 315 dual slope A/D Converter, format of, 327 input impedance, 327 input voltage range, 327 parallel/simultaneous type, specification of, stability/temperature sensitivity, 328 types, 313 Addend bit, 69 Analog electronics, 2 Analog signal, 2 Analog to digital converter, acquisition time, 312 aperture time, 312 drop rate, 312 sample and hold circuit, 310 sampling pulse, AND gate, 17 electrical analogue, 17 from NAND gate, 38 from NOR gates, 40 truth table, 17 AND-OR logic gate, Arithmetic and logic unit (74181), Astable multivibrators, 206 Augend bit, 69 Augend register, Automatic parking control system, Average supply current, Backup memory, floppy disks, magnetic tapes, 181 Bi CMOS series, Bidirectional shift register, Binary code, 44 Binary counter (BC), , 153, 163, 164. See also Counters Binary division algorithm, Binary encoder. See Encoder Binary multiplication algorithm, Binary number system, 12 Binary priority encoder. See Priority encoder Binary to gray code conversion, 45

2 356 Index Bipolar static R/W memory, 184 advantages of, 185 disadvantages of, 185 Bit and byte organized memory, n Bit binary numbers, n Bit parallel full adder, Bits, 11 Block parity error detection and correction code (BPED and CC), Boolean algebra, axioms or postulates of, Boolean expressions simplification, definition of, 29 Boole, George, 28 Booth s multiplication algorithm, Cache memory, 181 Carry bit, 69 Carry look ahead adder (CLA adder), CCD. See Charge coupled device CD-R (CD-recordable), 181 CDROM. See Compact disc-read only memory CD-RW (erasable-cd), 181 Charge coupled device (CCD), Checksum scheme, Chips, memory. See Memory chips CMOS, gates of, Combinational circuits, 1, 2, See also Digital circuits; Encoder; Multiplexer definition of, 3 input output relationship, vs. sequential circuit, 120 Compact disc-read only memory (CDROM), 181, advantages of, 195 disadvantages of, 195 Complementary MOS logic (CMOS), Completely specified logical functions, Computer memory, 175 Constant linear velocity (CLV), 195 Counters, applications of, automatic parking control system, binary counter (BC), cascading of, comparison of, 160 decoding error in, design of, lock out condition, modulus of, nonbinary counter, 143 square wave generation, ZCD, 329 synchronous counter, truth table for, 161 types, 142 velocity of, Count sequence, Cyclic redundancy code (CRC), 240 D/A converter accuracy, linearity of, 325 resolution, 324 settling time, 326 specifications of, temperature sensitivity, 326 D/A counter IC DAC 0808/DAC 1408, Decimal number system, 12 Decoder for active high output,

3 Index 357 for active low output, 106 applications of, block diagram of, 96, 97 cascading of, definition, truth table, 97, 98, 101 Decoder driver IC, Decoding circuit, 154 Demorgan s theorem dual form, pictorial form of, 31 product into sum, sum into product, 30 Demultiplexers application of, 95 block diagram of, internal circuit of, 95 truth table of, 94 D-flip-flop, See also Flipflop, memory element Digital arithmetic half adder, Digital circuits, 2 characteristics of, 3 7 classification, 77, 120 fan-in and fan-out, 7 flip-flop, Digital electronics, 2 Digital ICs, Digital signal, 2 Digital system advantages of, 3 block diagram of, 4 Digital to analog converter, advantages, 300 disadvantages of, 295 R-2R ladder type, Diode resistor logic, Diode transistor logic (DTL), minimum forward current ratio (h femin ), modified, noise voltage, propagation delay, Display devices, 240 laser (light wave amplification by stimulated emission of radiation), 242 light emitting diode (LED), liquid crystal display (LCD), Dual slope A/D Converter, Dynamic MOS RAM (DRAM), 184, 186 advantages of, 186 disadvantages of, 187 Electrical analogue AND gate, 17 NAND gate, 19 NOR gate, 18 NOT gate, 18 OR Gate, 16 X-OR gate (exclusive OR gate), 22 Electrically Alterable PROM (EAPROM). See Electrically erasable programmable read only memory (EEPROM) Electrically erasable programmable read only memory (EEPROM), , Emitter coupled logic (ECL), advantages of, 271 characteristics of, 271 disadvantages of, 271 gates of, truth table for, 270 wired-or connection of,

4 358 Index Enable input operation, 26 Encoder, See also Combinational circuits block diagram of, 109, 111, 113 logic circuit for, 111 realization, 112 truth table for, 111 Erasable programmable read only memory (EPROM), 176, 192 advantages of, 192 disadvantages of, 192 Fan-in, definition of, 250 Fan-out, definition of, 250, 283 Ferrite core memories, 194 Five bit parity checker circuit, 23 Flip-flop, memory element, D-flip-flop, as divider circuit, flip-flop conversion, Jack Kibby (J K) flip-flop, S R flip-flop, synchronous vs. asynchronous, 124 T flip-flop, Full adder, block diagram of, 69 logic circuit of, 71 realization of, 72 truth table of, 70 Full subtractor, block diagram of, 72 realization of, 74 truth table of, 73 Gray code, 44 Half subtractor, Hamming codes, Hard disk, secondary storage device, Hexadecimal number system, 12 High level DC noise margin, 281 High threshold logic (HTL), 258 IC7490, operation of, IC, universal shift register, Ideal digital circuit characteristics, 7 8 IIL, gates of, 286 Incompletely specified logical functions, Integrated injection logic (IIL), Inverter circuit, 28 Jack Kibby (J K) flip-flop, , 135, 136. See also Flip-flop, memory element clocked, master slave J K flip-flop, racing problem in, truth table of, 127 J K master slave flip-flop, operation of, positive edge triggered, input circuit of, 140 Johnson counter, See also Registers Karnaugh map, 45, 62 64, 234 five variable, limitation, logical expression, plotting zeros (max term representation), 53 six variable, K map. See Karnaugh map

5 Index 359 Large scale integration (LSI) devices, 79 Laser (Light wave amplification by stimulated emission of radiation), 242 LCD. See Liquid crystal display Least significant digit (LSD), 11 LED. See Light emitting diode Light emitting diode (LED), advantages of, 241 disadvantages of, 242 Liquid crystal display (LCD), advantages of, 245 disadvantages of, 245 dynamic scattering type, 243 field effect type, Logical convention, 9 negative logical system, 10 positive logic system, 9 10 Logical expression, max term representation, min term representation, 34, 36 standard product of sum (SPOS) form, standard sum of products (SSOP) form, Logical functions, 4 completely specified, incompletely specified, Logic circuits, 8, 20 25, 38, 39, 40, 41, 66 Logic gates, 3, 16 definition of, 8 AND gate, 17 NAND gate, 19 NOR gate, NOT gate, OR gate, 16, XNOR gate (equality detector), X-OR gate (exclusive OR gate), Logic levels, schematic of, 5 Logic parameters, average supply current, fan-in and fan-out, 250 noise margin, power dissipation (Pd), 249 propagation delay, speed power product (SPP), 250 Magnetic based memories, 177 Main/primary memory classification of, 178 definition of, 177 random access memory (RAM), read only memory (ROM), 179 Medium scale integration (MSI) devices, 79 Memory bit and byte organized, classifications of, compact disc-read only memory (CDROM), computer memory, 175 definition of, 175 ferrite core memories, 194 interfacing, decoded addressing, memory chips, organization, RAM and PROM chip, RAM testing, ROM, , semiconductor memories, system and standard memory devices, Memory chips, Memory devices, 182

6 360 Index Memory interfacing, Memory organization, Metal oxide semiconductor FET (MOSFET), 272 Microprocessor compatible A/D converter 0809, Mod 87 counter, designing, Mod 5 counter output sequence, 162 Modified totem pole circuit, Mod 3 nonbinary counter, 144 Mod 4 up down counter, designing of, Monostable multivibrators, 207, MOS logic, characteristics of, 275 Most significant digit (MSD), 11 Multiple digit decimal display, Multiplexer, advantage, application of, AND gate realization, 92 general block diagram, logic circuit of, 82 NOT gate realization, 92 OR gate realization, 93 PISO register, truth table of, 80 as universal logic gate, Multivibrators, application, 207 astable, 206 monostable, 207 NAND gate, 19, 37 42, 67, 249 electrical analogue, 19 AND gate from, 38 half adder with, 66 NOR gate from, 39 NOT gate from, OR gate from, 38 truth table, 19 as universal gates, XNOR gate from, 40 XOR gate from, 39 NMOS, gates of, NMOS inverter, NMOS NAND gate, NMOS NOR gate, Nonbinary counter, 143 Noninverting characteristics, 6 7 NOR gate, electrical analogue, 18 AND gate from, 40 from NAND gate, 39 NAND gate from, 41 NOT gate from, 40 OR gate from, 41 truth table, 18 as universal gates, XOR gate from, NOT gate, electrical analogue, 18 from NOR gates, 40 truth table, 18 Number system definition of, 10 generalized approach of, integer conversion, positional, radix conversion, 13 Octal encoder. See Encoder Octal number system, 12 Octal priority encoder. See Priority encoder Open collector output, Optical medium based memories, 177 Optical Windows, OR gate, 16, 26 27

7 Index 361 electrical analogue, 16 from NAND gate, 38 from NOR gates, 41 truth table, 16 Output vs. transfer characteristics, 5 Parallel in parallel out shift register (PIPO), Parallel in serial out shift register (PISO), Parity, Parity check error detection scheme, 235 Positional number system, Power dissipation (Pd), 249 Priority encoder, block diagram of, 117 truth table for, 117 Programmable logic array (PLA), architecture of, truth table of, 341 Programmable read only memory (PROM), 176, PROM chip, read operation, 198 write operation, 198 Propagation delay, , QUAD D-type F/F with tristated output (74LS373), Quaternary number system, 12 Racing problem, J-K flip-flop, RAM, Random access memory (RAM), , Read only memory (ROM), 179, , applications of, 193 circuit diagram of, using decoder and gates, electrically erasable programmable read only memory (EEPROM), , erasable programmable read only memory (EPROM), 176, 192 programmable read only memory (PROM), 176, 192 types of, 191 Registers, , application of, bidirectional shift register, parallel in parallel out shift register (PIPO), parallel in serial out shift register (PISO), rotate left shift register, 220, 225 rotate right shift register, 220, 225 serial in parallel out shift register (SIPO), 222 serial in serial out shift register (SISO), types of, 220 Resistor transistor logic (RTL), Ring counter, See also Registers advantages of, 228 disadvantages of, 228 Rotate left shift register, 220, 225 Rotate right shift register, 220, 225 Schmitt trigger circuit applications, 332 characteristics, characteristics of, OP-AMP,

8 362 Index transistorized, truth table of, 333 Secondary/auxiliary memory, definition of, 179 Secondary storage devices, Semiconductor memories, , Sequence generator design, Sequential circuit, 78 79, See also Digital circuits vs. combinational circuit, 120 input-output relationship, Serial addition/adder, 74 advantages of, 76 disadvantages of, 76 Serial in parallel out shift register (SIPO), 222 Serial in serial out shift register (SISO), Seven segment LED display, common anode display circuit, common cathode display, Small scale integration (SSI) devices, 79 Speed power product (SPP), 250 S-R flip-flop, advantages of, 126 characteristics table of, 124 synchronous or clocked, 126 truth table of, 126 unclocked/asynchronous, Standard memory devices, See also Main/ primary memory advantages of, 183 disadvantages of, 183 Static MOS RAM, 184, 185 Synchronous counter, , , 166. See also Counters System memory device, See also Main/primary memory advantages of, 183 disadvantages of, 183 T flip-flop, Timer IC, See also Timing circuit astable mode operation, block diagram of, 208 internal circuit diagram of, 208 monostable mode operation, symmetrical waveform generation, J K flip-flop, 213 Timing circuit, 205 display devices, error detection and correction codes, monostable multivibrator, logic gate, multiplexer, multivibrators, registers, , ring and Johnson Counter, sequence generator design, Timer IC, timing waveform, OP-AMP, Timing waveform, OP-AMP, asymmetric, symmetric,

9 Index 363 Totem pole (TTL), , gates of, 284 open collector output, output of, 283 wire and logic for, 263 Transistor transistor logic (TTL), Trinary (ternary) number system, 12 Tristate buffer, 323 Tristate inverter, Truth table, 68 of augend register, 75 definition of, 8 9 of D flip-flop, 131 of full adder, 70 AND gate, 17 NAND gate, 19 for NMOS inverter, 273 NOR gate, 18 NOT gate, 18 OR gate, 16 of T flip-flop, 132 of tristate buffer, 324 X-OR gate (exclusive OR gate), 21 Universal gates, 37 NAND as, NOR as, Universal synchronism asynchronous receiver transmitters (USART), 231 Very large scale integration (VLSI) technology, 2, 79 Virtual memory, Wired-OR MOS logic family, XNOR gate (equality detector), 24 25, 40 X-OR gate (exclusive OR gate), electrical analogue, 22 from NAND gate, 39 from NOR gates, truth table, 21

10

ANALOG & DIGITAL ELECTRONICS

ANALOG & DIGITAL ELECTRONICS ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,

More information

Content Map For Career & Technology

Content Map For Career & Technology Content Strand: Applied Academics CT-ET1-1 analysis of electronic A. Fractions and decimals B. Powers of 10 and engineering notation C. Formula based problem solutions D. Powers and roots E. Linear equations

More information

Digital Electronics Detailed Outline

Digital Electronics Detailed Outline Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept

More information

Standart TTL, Serie 74... Art.Gruppe 13.15. 1...

Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... Art.Gruppe 13.15. 1... Standart TTL, Serie 74... 7400 Quad 2-Input Nand Gate (TP) DIL14 7402 Quad 2 Input Nor Gate (TP) DIL14 7403 Quad 2 Input Nand Gate (OC) DIL14 7404 Hex Inverter

More information

Upon completion of unit 1.1, students will be able to

Upon completion of unit 1.1, students will be able to Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal

More information

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction

More information

Operating Manual Ver.1.1

Operating Manual Ver.1.1 4 Bit Binary Ripple Counter (Up-Down Counter) Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731-

More information

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks UNIVERSITY OF KERALA First Degree Programme in Computer Applications Model Question Paper Semester I Course Code- CP 1121 Introduction to Computer Science TIME : 3 hrs Maximum Mark: 80 SECTION A [Very

More information

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits

More information

The components. E3: Digital electronics. Goals:

The components. E3: Digital electronics. Goals: E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC

More information

Course: Bachelor of Science (B. Sc.) 1 st year. Subject: Electronic Equipment Maintenance. Scheme of Examination for Semester 1 & 2

Course: Bachelor of Science (B. Sc.) 1 st year. Subject: Electronic Equipment Maintenance. Scheme of Examination for Semester 1 & 2 UPDATED SCHEME OF EXAMS. & SYLLABI FOR B.SC. Course: Bachelor of Science (B. Sc.) 1 st year Subject: Electronic Equipment Maintenance Scheme of Examination for Semester 1 & 2 (i) Theory: Two papers of

More information

Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica

Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica Inventario de Materiales Edificio: Escuela de Ingeniería Oficina o Salón: G-221 Descripción(Circuitos

More information

CONTENTS PREFACE 1 INTRODUCTION 1 2 NUMBER SYSTEMS AND CODES 25. vii

CONTENTS PREFACE 1 INTRODUCTION 1 2 NUMBER SYSTEMS AND CODES 25. vii 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved. This material is CONTENTS PREFACE xv 1 INTRODUCTION 1 1.1 About Digital Design 1 1.2 Analog versus Digital 3 1.3 Digital Devices

More information

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS Hex Invertes 74LS04 Quadruple 2 Inputs Gates 74LS00 Triple 3 Inputs Gates 74LS10 Dual 4 Inputs Gates 74LS20 8 Inputs Gates 74LS30 13 Inputs Gates

More information

CHAPTER 3 Boolean Algebra and Digital Logic

CHAPTER 3 Boolean Algebra and Digital Logic CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4

More information

CpE358/CS381. Switching Theory and Logical Design. Class 4

CpE358/CS381. Switching Theory and Logical Design. Class 4 Switching Theory and Logical Design Class 4 1-122 Today Fundamental concepts of digital systems (Mano Chapter 1) Binary codes, number systems, and arithmetic (Ch 1) Boolean algebra (Ch 2) Simplification

More information

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and

More information

Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

More information

DEPARTMENT OF INFORMATION TECHNLOGY

DEPARTMENT OF INFORMATION TECHNLOGY DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453

More information

RAM & ROM Based Digital Design. ECE 152A Winter 2012

RAM & ROM Based Digital Design. ECE 152A Winter 2012 RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in

More information

Analog & Digital Electronics Course No: PH-218

Analog & Digital Electronics Course No: PH-218 Analog & Digital Electronics Course No: PH-218 Lec-28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates

More information

A Digital Timer Implementation using 7 Segment Displays

A Digital Timer Implementation using 7 Segment Displays A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics

More information

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B. Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.

More information

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential

More information

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.

More information

LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

LOGICOS SERIE 4000. Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14 LOGICOS SERIE 4000 Precios sujetos a variación Ref. Part # Descripción Precio Foto Ref. A-6-1 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 $ 290 A-6-2 CD4001BCM Quad 2-Input NOR Buffered B

More information

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements

More information

3.Basic Gate Combinations

3.Basic Gate Combinations 3.Basic Gate Combinations 3.1 TTL NAND Gate In logic circuits transistors play the role of switches. For those in the TTL gate the conducting state (on) occurs when the baseemmiter signal is high, and

More information

Counters and Decoders

Counters and Decoders Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter

More information

Chapter 9 Latches, Flip-Flops, and Timers

Chapter 9 Latches, Flip-Flops, and Timers ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary

More information

Lab 1: Study of Gates & Flip-flops

Lab 1: Study of Gates & Flip-flops 1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -

More information

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation

More information

Module 3: Floyd, Digital Fundamental

Module 3: Floyd, Digital Fundamental Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental

More information

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251

Gates. J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, TX 77251 Gates J. Robert Jump Department of Electrical And Computer Engineering Rice University Houston, T 77251 1. The Evolution of Electronic Digital Devices...1 2. Logical Operations and the Behavior of Gates...2

More information

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation

More information

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates

More information

Gates, Circuits, and Boolean Algebra

Gates, Circuits, and Boolean Algebra Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks

More information

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one

More information

A Lesson on Digital Clocks, One Shots and Counters

A Lesson on Digital Clocks, One Shots and Counters A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters

More information

Lecture 8: Synchronous Digital Systems

Lecture 8: Synchronous Digital Systems Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered

More information

Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory.

Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory. 1 Topics Machine Architecture and Number Systems Major Computer Components Bits, Bytes, and Words The Decimal Number System The Binary Number System Converting from Decimal to Binary Major Computer Components

More information

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY Fall 2012 Contents 1 LABORATORY No 1 3 11 Equipment 3 12 Protoboard 4 13 The Input-Control/Output-Display

More information

BINARY CODED DECIMAL: B.C.D.

BINARY CODED DECIMAL: B.C.D. BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.

More information

Chapter 8 Memory Units

Chapter 8 Memory Units Chapter 8 Memory Units Contents: I. Introduction Basic units of Measurement II. RAM,ROM,PROM,EPROM Storage versus Memory III. Auxiliary Storage Devices-Magnetic Tape, Hard Disk, Floppy Disk IV.Optical

More information

Multiple Choice Questions(Computer)

Multiple Choice Questions(Computer) Multiple Choice Questions(Computer) 1. Which of the following is the product of data processing a. information b. data c. software program d. system 2. The process of putting data into a location is called

More information

Layout of Multiple Cells

Layout of Multiple Cells Layout of Multiple Cells Beyond the primitive tier primitives add instances of primitives add additional transistors if necessary add substrate/well contacts (plugs) add additional polygons where needed

More information

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

More information

Academic year: 2015/2016 Code: IES-1-307-s ECTS credits: 6. Field of study: Electronics and Telecommunications Specialty: -

Academic year: 2015/2016 Code: IES-1-307-s ECTS credits: 6. Field of study: Electronics and Telecommunications Specialty: - Module name: Digital Electronics and Programmable Devices Academic year: 2015/2016 Code: IES-1-307-s ECTS credits: 6 Faculty of: Computer Science, Electronics and Telecommunications Field of study: Electronics

More information

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems

More information

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access? ECE337 / CS341, Fall 2005 Introduction to Computer Architecture and Organization Instructor: Victor Manuel Murray Herrera Date assigned: 09/19/05, 05:00 PM Due back: 09/30/05, 8:00 AM Homework # 2 Solutions

More information

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013 DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,

More information

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards Points ddressed in this Lecture Lecture 8: ROM Programmable Logic Devices Professor Peter Cheung Department of EEE, Imperial College London Read-only memory Implementing logic with ROM Programmable logic

More information

Copyright Peter R. Rony 2009. All rights reserved.

Copyright Peter R. Rony 2009. All rights reserved. Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table

More information

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0

Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.

More information

Digital Systems. Syllabus 8/18/2010 1

Digital Systems. Syllabus 8/18/2010 1 Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,

More information

A Lesson on Digital Clocks, One Shots and Counters

A Lesson on Digital Clocks, One Shots and Counters A Lesson on Digital Clocks, One Shots and Counters Topics Clocks & Oscillators LM 555 Timer IC Crystal Oscillators Selection of Variable Resistors Schmitt Gates Power-On Reset Circuits One Shots Counters

More information

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED 2nd (Spring) term 22/23 5. LECTURE: REGISTERS. Storage registers 2. Shift

More information

IC Overview: 74HC family

IC Overview: 74HC family IC Overview: 74HC family Part no Description Manufacture 74HC HCMOS family characteristics 74HC00 Quad 2-input NAND gate 74HC01 Quad. 2-input NAND Gates (with open drain outputs) Hitachi Semiconductor

More information

V05: Diploma in Computer Hardware maintenance and Network Technologies (Windows 2000 Server) (32 CP)

V05: Diploma in Computer Hardware maintenance and Network Technologies (Windows 2000 Server) (32 CP) V05: Diploma in Computer Hardware maintenance and Network Technologies (Windows 2000 Server) (32 CP) DHW101: Digital Computer Electronics, Theory (4CP) DHW 102:Digital Computer Electronics, Practical (4CP)

More information

Interfacing To Alphanumeric Displays

Interfacing To Alphanumeric Displays Interfacing To Alphanumeric Displays To give directions or data values to users, many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. In systems

More information

Lecture 5: Gate Logic Logic Optimization

Lecture 5: Gate Logic Logic Optimization Lecture 5: Gate Logic Logic Optimization MAH, AEN EE271 Lecture 5 1 Overview Reading McCluskey, Logic Design Principles- or any text in boolean algebra Introduction We could design at the level of irsim

More information

1 p a g e 1 1. Syllabus of 3 rd Semester of B.Tech. Information Technology (Batch 2014 Onwards)

1 p a g e 1 1. Syllabus of 3 rd Semester of B.Tech. Information Technology (Batch 2014 Onwards) 1 p a g e 1 1 Syllabus of 3 rd Semester of B.Tech. Information Technology (Batch 2014 Onwards) 2 p a g e 1 1 BIT-302 Data Structures and Programming Methodology Internal marks: 40 L T P External marks:

More information

Semiconduttori - C-MOS

Semiconduttori - C-MOS 4000 nor gate 2010-0005 TC4000BP TOS DIL14 4001 nor gate 2010-0010 CD4001BE TEX DIL14 2010-0015 HCF4001BEY STM DIL14 2010-0020 HCF4001BM1 STM SOIC14 2010-0011 HEF4001BP PHS DIL14 4002 nor gate 2010-0025

More information

PART B QUESTIONS AND ANSWERS UNIT I

PART B QUESTIONS AND ANSWERS UNIT I PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional

More information

Management Challenge. Managing Hardware Assets. Central Processing Unit. What is a Computer System?

Management Challenge. Managing Hardware Assets. Central Processing Unit. What is a Computer System? Management Challenge Managing Hardware Assets What computer processing and storage capability does our organization need to handle its information and business transactions? What arrangement of computers

More information

ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits

ELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit

More information

CpE358/CS381. Switching Theory and Logical Design. Class 10

CpE358/CS381. Switching Theory and Logical Design. Class 10 CpE358/CS38 Switching Theory and Logical Design Class CpE358/CS38 Summer- 24 Copyright 24-373 Today Fundamental concepts of digital systems (Mano Chapter ) Binary codes, number systems, and arithmetic

More information

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip Pulse Width Modulation (PWM) LED Dimmer Circuit Using a 555 Timer Chip Goals of Experiment Demonstrate the operation of a simple PWM circuit that can be used to adjust the intensity of a green LED by varying

More information

Diploma in Computer Hardware Maintenance and Network Technologies(DCHMNT)

Diploma in Computer Hardware Maintenance and Network Technologies(DCHMNT) Diploma in Computer Hardware Maintenance and Network Technologies(DCHMNT) Duration: One year including 3 months industrial Training The examination and evaluation pattern : Same as BTE The Structure of

More information

QUESTION BANK FOR. S. Y. B. Sc. ELECTRONICS

QUESTION BANK FOR. S. Y. B. Sc. ELECTRONICS SCIENCE FACULTY NORTH MAHARASHTRA UNIVERSITY, JALGAON QUESTION BANK FOR S. Y. B. Sc. ELECTRONICS (With effect from June, 28) 2 Board of Studies in Electronics Board of Studies in Electronics, in its meeting

More information

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters: Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary

More information

Combinational Logic Design

Combinational Logic Design Chapter 4 Combinational Logic Design The foundations for the design of digital logic circuits were established in the preceding chapters. The elements of Boolean algebra (two-element switching algebra

More information

With respect to the way of data access we can classify memories as:

With respect to the way of data access we can classify memories as: Memory Classification With respect to the way of data access we can classify memories as: - random access memories (RAM), - sequentially accessible memory (SAM), - direct access memory (DAM), - contents

More information

COMBINATIONAL CIRCUITS

COMBINATIONAL CIRCUITS COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different

More information

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576 exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576 Outline exclusive OR gate (XOR) Definition Properties Examples of Applications Odd Function Parity Generation and Checking

More information

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1 Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 5 Memory-I Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would Pre-Requisite

More information

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447). G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment

More information

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1 UNIT 22: PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1 This work covers part of outcome 2 of the Edexcel standard module. The material is

More information

NAME AND SURNAME. TIME: 1 hour 30 minutes 1/6

NAME AND SURNAME. TIME: 1 hour 30 minutes 1/6 E.T.S.E.T.B. MSc in ICT FINAL EXAM VLSI Digital Design Spring Course 2005-2006 June 6, 2006 Score publication date: June 19, 2006 Exam review request deadline: June 22, 2006 Academic consultancy: June

More information

DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING

DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING SESSION WEEK COURSE: Electronic Technology in Biomedicine DEGREE: Bachelor in Biomedical Engineering YEAR: 2 TERM: 2 WEEKLY PLANNING DESCRIPTION GROUPS (mark X) SPECIAL ROOM FOR SESSION (Computer class

More information

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer Computers CMPT 125: Lecture 1: Understanding the Computer Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 3, 2009 A computer performs 2 basic functions: 1.

More information

Chapter 7 Memory and Programmable Logic

Chapter 7 Memory and Programmable Logic NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array

More information

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at

More information

1.1 Silicon on Insulator a brief Introduction

1.1 Silicon on Insulator a brief Introduction Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial

More information

MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1

MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1 MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable

More information

Sequential Circuit Design

Sequential Circuit Design Sequential Circuit Design Lan-Da Van ( 倫 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2009 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines

More information

Contents COUNTER. Unit III- Counters

Contents COUNTER. Unit III- Counters COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo

More information

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)

AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2) Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:

More information

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Outline Here we introduced () basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices. Circuit Logic Gate A logic gate is an elemantary building block

More information

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers

More information

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and

More information

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HC4538 Dual Retriggerable Monostable Multivibrator MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature

More information

EE360: Digital Design I Course Syllabus

EE360: Digital Design I Course Syllabus : Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential

More information

We r e going to play Final (exam) Jeopardy! "Answers:" "Questions:" - 1 -

We r e going to play Final (exam) Jeopardy! Answers: Questions: - 1 - . (0 pts) We re going to play Final (exam) Jeopardy! Associate the following answers with the appropriate question. (You are given the "answers": Pick the "question" that goes best with each "answer".)

More information

Digital to Analog Converter. Raghu Tumati

Digital to Analog Converter. Raghu Tumati Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................

More information

Memory Elements. Combinational logic cannot remember

Memory Elements. Combinational logic cannot remember Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic

More information

HCF4028B BCD TO DECIMAL DECODER

HCF4028B BCD TO DECIMAL DECODER BCD TO DECIMAL DECODER BCD TO DECIMAL DECODING OR BINARY TO OCTAL DECODING HIGH DECODED OUTPUT DRIVE CAPABILITY "POSITIVE LOGIC" INPUTS AND OUTPUTS: DECODED OUTPUTS GO HIGH ON SELECTION MEDIUM SPEED OPERATION

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information