HCF4028B BCD TO DECIMAL DECODER
|
|
|
- Ashlyn Hubbard
- 7 years ago
- Views:
Transcription
1 BCD TO DECIMAL DECODER BCD TO DECIMAL DECODING OR BINARY TO OCTAL DECODING HIGH DECODED OUTPUT DRIVE CAPABILITY "POSITIVE LOGIC" INPUTS AND OUTPUTS: DECODED OUTPUTS GO HIGH ON SELECTION MEDIUM SPEED OPERATION : t PHL, t PLH = 80ns (Typ.) at V DD = 10V QUIESCENT CURRENT SPECIF. UP TO 20V STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS INPUT LEAKAGE CURRENT I I = 100nA (MAX) AT V DD = 18V T A = 25 C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES" DESCRIPTION HCF4028B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. HCF4028B is a BCD to DECIMAL or BINARY to OCTAL decoder consisting of buffering on all 4 DIP ORDER CODES SOP PACKAGE TUBE T & R DIP HCF4028BEY SOP HCF4028BM1 HCF4028M013TR inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the four inputs, A to D, results in a high level at the selected one of 10 decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7 if D = "0". High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications. PIN CONNECTION September /10
2 IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL NAME AND FUNCTION 10, 13, 12, 11 A, B, C, D BCD Data Inputs 10, 13, 12 A, B, C 3-Bit Binary Inputs 3, 14, 2, 15, 1, 6, 7, 4, 9, 5 3, 14, 2, 15, 1, 6, 7, 4 0 to 9 0 to 7 Buffered DECIMAL Decoded Outputs Buffered OCTAL Decoded Outputs 8 V SS Negative Supply Voltage 16 V DD Positive Supply Voltage FUNCTIONAL DIAGRAM TRUTH TABLE INPUTS OUTPUTS D C B A L L L L H L L L L L L L L L L L L H L H L L L L L L L L L L H L L L H L L L L L L L L L H H L L L H L L L L L L L H L L L L L L H L L L L L L H L H L L L L L H L L L L L H H L L L L L L L H L L L L H H H L L L L L L L H L L H L L L L L L L L L L L H L H L L H L L L L L L L L L H H L H L L L L L L L L L L L H L H H L L L L L L L L L L H H L L L L L L L L L L L L H H L H L L L L L L L L L L H H H L L L L L L L L L L L H H H H L L L L L L L L L L 2/10
3 LOGIC DIAGRAM ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit V DD Supply Voltage -0.5 to +22 V V I DC Input Voltage -0.5 to V DD V I I DC Input Current ± 10 ma P D Power Dissipation per Package 200 mw Power Dissipation per Output Transistor 100 mw T op Operating Temperature -55 to +125 C T stg Storage Temperature -65 to +150 C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to V SS pin voltage. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Value Unit V DD Supply Voltage 3 to 20 V V I Input Voltage 0 to V DD V T op Operating Temperature -55 to 125 C 3/10
4 DC SPECIFICATIONS Test Conditions Value Symbol Parameter V I (V) V O (V) I O (µa) V DD (V) T A = 25 C -40 to 85 C -55 to 125 C Min. Typ. Max. Min. Max. Min. Max. Unit I L Quiescent Current 0/ / / / V OH High Level Output 0/5 < Voltage 0/10 < /15 < V OL V IH V IL I OH I OL Low Level Output Voltage High Level Input Voltage Low Level Input Voltage Output Drive Current Output Sink Current 5/0 < /0 < /0 < /4.5 < /9 < /18.5 < /4.5 < /1 < /18.5 < / / / / / / / I I Input Leakage 0/18 any input 18 Current ±10-5 ±0.1 ±1 ±1 µa C I Input Capacitance any input pf The Noise Margin for both "1" and "0" level is: 1V min. with V DD =5V, 2V min. with V DD =10V, 2.5V min. with V DD =15V DYNAMIC ELECTRICAL CHARACTERISTICS (T amb = 25 C, C L = 50pF, R L = 200KΩ, t r = t f = 20 ns) µa V V V V ma ma Symbol Parameter Test Condition Value (*) Unit V DD (V) Min. Typ. Max. t PHL t PLH t THL t TLH Propagation Delay Time (Clock to "Out") Transition Time (Carry Out Line) (*) Typical temperature coefficient for all V DD value is 0.3 %/ C ns ns 4/10
5 TEST CIRCUIT C L = 50pF or equivalent (includes jig and probe capacitance) R L = 200KΩ R T = Z OUT of pulse generator (typically 50Ω) WAVEFORM : PROPAGATION DELAY TIMES (f=1mhz; 50% duty cycle) TYPICAL APPLICATION The circuit shown in fig. 1 converts any 4-bit code to a decimal or hexadecimal code. Fig. 2 shows a number of codes and the decimal or hexadecimal number in these codes, which must be applied to the input pins of HCF4028B to select a particular output. For example: in order to get a "high" on output 8 the input must be either an 8 expressed in 4-bit binary code or a 15 expressed in excess-3code. 5/10
6 FIGURE 1 : CODE CONVERSION CIRCUIT FIGURE 2 : CODE CONVERSION CHART INPUT CODES INPUTS HEXA DECIMAL DECIMAL OUTPUT NUMBER D C B A 4 BIT BINARY 4 BIT GRAY EXCESS 3 EXCESS 3 GRAY AIKEN L L L L H L L L L L L L L L L L L L L L L L L H L H L L L L L L L L L L L L L L L L H L L L H L L L L L L L L L L L L L L L H H L L L H L L L L L L L L L L L L L H L L L L L L H L L L L L L L L L L L L H L H L L L L L H L L L L L L L L L L L H H L L L L L L L H L L L L L L L L L L H H H L L L L L L L H L L L L L L L L H L L L L L L L L L L L H L L L L L L L H L L H L L L L L L L L L H L L L L L L H L H L L L L L L L L L L L H L L L L L H L H H L L L L L L L L L L L H L L L L H H L L L L L L L L L L L L L L H L L L H H L H L L L L L L L L L L L L L H L L H H H L L L L L L L L L L L L L L L H L H H H H L L L L L L L L L L L L L L L H 6/10
7 FIGURE 3 : 6 BIT BINARY TO 1 OF 64 ADDRESS DECODER FIGURE 4 : NEON READOUT (NIXIE TUBE) DISPLAY APPLICATION 7/10
8 Plastic DIP-16 (0.25) MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. a B b b D E e e F I L Z P001C 8/10
9 SO-16 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A a a b b C c1 45 (typ.) D E e e F G L M S 8 (max.) PO13H 9/10
10 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. 10/10
HCF4001B QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE PROPAGATION DELAY TIME: t PD = 50ns (TYP.) at V DD = 10V C L = 50pF BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V
HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)
HEX BUFFER/CONVERTER (NON INVERTING) PROPAGATION DELAY TIME: t PD = 50ns (Typ.) at V DD = 10V C L = 50pF HIGH TO LOW LEVEL LOGIC CONVERSION MULTIPLEXER: 1 TO 6 OR 6 TO 1 HIGH "SINK" AND "SOURCE" CURRENT
Obsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED
HCF4081B QUAD 2 INPUT AND GATE
QUAD 2 INPUT AND GATE MEDIUM SPEED OPERATION : t PD = 60ns (Typ.) at 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA (MAX) AT DD = 18 T A = 25
HCF4070B QUAD EXCLUSIVE OR GATE
QUAD EXCLUSIE OR GATE MEDIUM-SPEED OPERATION t PHL = t PLH = 70ns (Typ.) at CL = 50 pf and DD = 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA
HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION
BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAY. EQUIVALENT AC OUTPUT DRIVE
Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking
14-stage ripple carry binary counter/divider and oscillator Applications Automotive Industrial Computer Consumer Description Datasheet - production data Features Medium speed operation Common reset Fully
HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP
DUAL-J-K MASTER-SLAVE FLIP-FLOP. SET-RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINITELY WITH CLOCK LEVEL EITHER HIGH OR LOW MEDIUM SPEED OPERATION - 16MHz (typ. clock toggle rate
HCC/HCF4032B HCC/HCF4038B
HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE
HCC4541B HCF4541B PROGRAMMABLE TIMER
HCC4541B HCF4541B PROGRAMMABLE TIMER 16 STAGE BINARI COUNTER LOW SYMMETRICAL OUTPUT RESISTANCE, TYPICALLY 100 OHM AT DD = 15 OSCILLATOR FREQUENCY RANGE : DC TO 100kHz AUTO OR MASTER RESET DISABLES OSCIL-
.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V
. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.
M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. HIGH SPEED tpd = 9 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) AT T A =25 C.COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT
. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE
HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE. MEDIUM SPEED OPERATION - 8MHz (typ.) @ CL = 50pF AND DD-SS = 10. MULTI-PACKAGE PARALLEL CLOCKING FOR SYNCHRONOUS HIGH SPEED OUTPUT RES-
Order code Temperature range Package Packaging
ST485B ST485C Low power RS-485/RS-422 transceiver Features Low quiescent current: 300 µa Designed for RS-485 interface application - 7 V to 12 V common mode input voltage range Driver maintains high impedance
TDA2822 DUAL POWER AMPLIFIER SUPPLY VOLTAGE DOWN TO 3 V LOW CROSSOVER DISTORSION LOW QUIESCENT CURRENT BRIDGE OR STEREO CONFIGURATION
TDA2822 DUAL POER AMPLIFIER SUPPLY VOLTAGE DON TO 3 V. LO CROSSOVER DISTORSION LO QUIESCENT CURRENT BRIDGE OR STEREO CONFIGURATION DESCRIPTION The TDA2822 is a monolithic integrated circuit in 12+2+2 powerdip,
CD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
ST202 5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS
5V POWERED MULTI-CHANNEL RS-232 DRIVERS AND RECEIVERS SUPPLY VOLTAGE RANGE: 4.5 TO 5.5V SUPPLY CURRENT NO LOAD (TYP): 1.5mA TRASMITTER OUTPUT VOLTAGE SWING (TYP): ± 9V TRANSITION SLEW RATE (TYP.): 12V/µs
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed
ADJUSTABLE VOLTAGE AND CURRENT REGULATOR
L200 ADJUSTABLE VOLTAGE AND CURRENT REGULATOR ADJUSTABLE OUTPUT CURRENT UP TO 2 A (GUARANTEED UP TO Tj = 150 C) ADJUSTABLE OUTPUT VOLTAGE DOWN TO 2.85 V INPUT OVERVOLTAGE PROTECTION (UP TO 60 V, 10 ms)
Description. Table 1. Device summary. Order code Temperature range Package Packing Marking
8-bit shift register with output latches (3-state) Applicatio Datasheet - production data SO16 TSSOP16 Automotive Industrial Computer Coumer Features High speed: f MAX = 59 MHz (typ.) at V CC = 6 V Low
IRF740 N-CHANNEL 400V - 0.46Ω - 10A TO-220 PowerMESH II MOSFET
N-CHANNEL 400V - 0.46Ω - 10A TO-220 PowerMESH II MOSFET TYPE V DSS R DS(on) I D IRF740 400 V < 0.55 Ω 10 A TYPICAL R DS (on) = 0.46Ω EXCEPTIONAL dv/dt CAPABILITY 100% AVALANCHE TESTED LOW GATE CHARGE VERY
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches
CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE
STW20NM50 N-CHANNEL 550V @ Tjmax - 0.20Ω - 20ATO-247 MDmesh MOSFET
N-CHANNEL 550V @ Tjmax - 0.20Ω - 20ATO-247 MDmesh MOSFET TYPE V DSS (@Tjmax) R DS(on) I D STW20NM50 550V < 0.25Ω 20 A TYPICAL R DS (on) = 0.20Ω HIGH dv/dt AND AVALANCHE CAPABILITIES 100% AVALANCHE TESTED
MM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.
M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. HIGH SPEED fmax = 48 MHz (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.)
LM833 LOW NOISE DUAL OPERATIONAL AMPLIFIER
LOW NOISE DUAL OPERATIONAL AMPLIFIER LOW VOLTAGE NOISE: 4.5nV/ Hz HIGH GAIN BANDWIDTH PRODUCT: 15MHz HIGH SLEW RATE: 7V/µs LOW DISTORTION:.2% EXCELLENT FREQUENCY STABILITY ESD PROTECTION 2kV DESCRIPTION
STGW40NC60V N-CHANNEL 50A - 600V - TO-247 Very Fast PowerMESH IGBT
N-CHANNEL 50A - 600V - TO-247 Very Fast PowerMESH IGBT Table 1: General Features STGW40NC60V 600 V < 2.5 V 50 A HIGH CURRENT CAPABILITY HIGH FREQUENCY OPERATION UP TO 50 KHz LOSSES INCLUDE DIODE RECOVERY
LF00AB/C SERIES VERY LOW DROP VOLTAGE REGULATORS WITH INHIBIT
LF00AB/C SERIES ERY LOW DROP OLTAGE REGULATORS WITH INHIBIT ERY LOW DROPOUT OLTAGE (5) ERY LOW QUIESCENT CURRENT (TYP. 50 µa IN OFF MODE, 500µA INON MODE) OUTPUT CURRENT UP TO 500 ma LOGIC-CONTROLLED ELECTRONIC
STP80NF55-08 STB80NF55-08 STB80NF55-08-1 N-CHANNEL 55V - 0.0065 Ω - 80A D2PAK/I2PAK/TO-220 STripFET II POWER MOSFET
STP80NF55-08 STB80NF55-08 STB80NF55-08-1 N-CHANNEL 55V - 0.0065 Ω - 80A D2PAK/I2PAK/TO-220 STripFET II POWER MOSFET TYPE V DSS R DS(on) I D STB80NF55-08/-1 STP80NF55-08 55 V 55 V
MM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
ULN2801A, ULN2802A, ULN2803A, ULN2804A
ULN2801A, ULN2802A, ULN2803A, ULN2804A Eight Darlington array Datasheet production data Features Eight Darlington transistors with common emitters Output current to 500 ma Output voltage to 50 V Integral
MM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
.OPERATING SUPPLY VOLTAGE UP TO 46 V
L298 DUAL FULL-BRIDGE DRIVER.OPERATING SUPPLY VOLTAGE UP TO 46 V TOTAL DC CURRENT UP TO 4 A. LOW SATURATION VOLTAGE OVERTEMPERATURE PROTECTION LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)
TL084 TL084A - TL084B
A B GENERAL PURPOSE JFET QUAD OPERATIONAL AMPLIFIERS WIDE COMMONMODE (UP TO V + CC ) AND DIFFERENTIAL VOLTAGE RANGE LOW INPUT BIAS AND OFFSET CURRENT OUTPUT SHORTCIRCUIT PROTECTION HIGH INPUT IMPEDANCE
L297 STEPPER MOTOR CONTROLLERS
L297 STEPPER MOTOR CONTROLLERS NORMAL/WAVE DRIVE HALF/FULL STEP MODES CLOCKWISE/ANTICLOCKWISE DIRECTION SWITCHMODE LOAD CURRENT REGULA- TION PROGRAMMABLE LOAD CURRENT FEW EXTERNAL COMPONENTS RESET INPUT
4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate
Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise
ULN2001, ULN2002 ULN2003, ULN2004
ULN2001, ULN2002 ULN2003, ULN2004 Seven Darlington array Datasheet production data Features Seven Darlingtons per package Output current 500 ma per driver (600 ma peak) Output voltage 50 V Integrated suppression
74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer
Dual 1-of-4 Decoder/Demultiplexer General Description The AC/ACT139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing
BD241A BD241C. NPN power transistors. Features. Applications. Description. NPN transistors. Audio, general purpose switching and amplifier transistors
BD241A BD241C NPN power transistors Features. NPN transistors Applications Audio, general purpose switching and amplifier transistors Description The devices are manufactured in Planar technology with
Symbol Parameter Value Unit V DS Drain-source Voltage (V GS =0) 50 V V DGR Drain- gate Voltage (R GS =20kΩ) 50 V
BUZ71A N - CHANNEL 50V - 0.1Ω - 13A TO-220 STripFET POWER MOSFET TYPE V DSS R DS(on) I D BUZ71A 50 V < 0.12 Ω 13 A TYPICAL RDS(on) = 0.1 Ω AVALANCHE RUGGED TECHNOLOGY 100% AVALANCHE TESTED HIGH CURRENT
MM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS. OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY
L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY. HIGH NOISE IMMUNITY SEPARATE LOGIC SUPPLY OVERTEMPERATURE
CD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement mode traistors. Each
INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
TDA7448 6 CHANNEL VOLUME CONTROLLER 1 FEATURES 2 DESCRIPTION. Figure 1. Package
6 CHANNEL CONTROLLER FEATURES 6 CHANNEL INPUTS 6 CHANNEL OUTPUTS ATTENUATION RANGE OF 0 TO -79dB CONTROL IN.0dB STEPS 6 CHANNEL INDEPENDENT CONTROL ALL FUNCTION ARE PROGRAMMABLE VIA SERIAL BUS DESCRIPTION
STP60NF06FP. N-channel 60V - 0.014Ω - 30A TO-220FP STripFET II Power MOSFET. General features. Description. Internal schematic diagram.
N-channel 60V - 0.014Ω - 30A TO-220FP STripFET II Power MOSFET General features Type V DSS R DS(on) I D STP60NF06FP 60V
TL074 TL074A - TL074B
A B LOW NOISE JFET QUAD OPERATIONAL AMPLIFIERS WIDE COMMONMODE (UP TO V + CC ) AND DIFFERENTIAL VOLTAGE RANGE LOW INPUT BIAS AND OFFSET CURRENT LOW NOISE e n = 15nV/ Hz (typ) OUTPUT SHORTCIRCUIT PROTECTION
STN3NF06L. N-channel 60 V, 0.07 Ω, 4 A, SOT-223 STripFET II Power MOSFET. Features. Application. Description
N-channel 60 V, 0.07 Ω, 4 A, SOT-223 STripFET II Power MOSFET Features Type V DSS (@Tjmax) Exceptional dv/dt capability Avalanche rugged technology 100% avalanche tested R DS(on) max STN3NF06L 60 V < 0.1
STP60NF06. N-channel 60V - 0.014Ω - 60A TO-220 STripFET II Power MOSFET. General features. Description. Internal schematic diagram.
N-channel 60V - 0.014Ω - 60A TO-220 STripFET II Power MOSFET General features Type V DSS R DS(on) I D STP60NF06 60V
DDSL01. Secondary protection for DSL lines. Features. Description
Secondary protection for DSL lines Features Stand off voltage: 30 V Surge capability: I pp = 30 A 8/20 µs Low capacitance device: 4.5 pf at 2 V RoHS package Low leakage current: 0.5 µa at 25 C 3 2 Description
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
VNP5N07 "OMNIFET": FULLY AUTOPROTECTED POWER MOSFET
"OMNIFET": FULLY AUTOPROTECTED POWER MOSFET TYPE Vclamp RDS(on) Ilim VNP5N07 70 V 0.2 Ω 5 A LINEAR CURRENT LIMITATION THERMAL SHUT DOWN SHORT CIRCUIT PROTECTION INTEGRATED CLAMP LOW CURRENT DRAWN FROM
1-of-4 decoder/demultiplexer
Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active
MC33079. Low noise quad operational amplifier. Features. Description
Low noise quad operational amplifier Datasheet production data Features Low voltage noise: 4.5 nv/ Hz High gain bandwidth product: 15 MHz High slew rate: 7 V/µs Low distortion: 0.002% Large output voltage
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-
Symbol Parameter Value Unit V i-o Input-output Differential Voltage 40 V I O Output Current Intenrally Limited Top
LM117/217 LM317 1.2V TO 37V VOLTAGE REGULATOR OUTPUT VOLTAGE RANGE : 1.2 TO 37V OUTPUT CURRENT IN EXCESS OF 1.5A 0.1% LINE AND LOAD REGULATION FLOATING OPERATION FOR HIGH VOLTAGES COMPLETE SERIES OF PROTECTIONS
L4940 series VERY LOW DROP 1.5 A REGULATORS
L4940 series VERY LOW DROP 1.5 A REGULATORS PRECISE 5 V, 8.5 V, 10 V, 12 V OUTPUTS LOW DROPOUT VOLTAGE (500 typ at 1.5A) VERY LOW QUIESCENT CURRENT THERMAL SHUTDOWN SHORT CIRCUIT PROTECTION REVERSE POLARITY
2STBN15D100. Low voltage NPN power Darlington transistor. Features. Application. Description
Low voltage NPN power Darlington transistor Features Good h FE linearity High f T frequency Monolithic Darlington configuration with integrated antiparallel collector-emitter diode TAB Application Linear
L78MxxAB L78MxxAC. Precision 500 ma regulators. Features. Description
L78MxxAB L78MxxAC Precision 500 ma regulators Features Output current to 0.5 A Output voltages of 5; 6; 8; 9; 10; 12; 15; 18; 24 V Thermal overload protection Short circuit protection Output transition
STP62NS04Z N-CHANNEL CLAMPED 12.5mΩ - 62A TO-220 FULLY PROTECTED MESH OVERLAY MOSFET
N-CHANNEL CLAMPED 12.5mΩ - 62A TO-220 FULLY PROTECTED MESH OVERLAY MOSFET TYPE V DSS R DS(on) I D STP62NS04Z CLAMPED
BD135 - BD136 BD139 - BD140
BD135 - BD136 BD139 - BD140 Complementary low voltage transistor Features Products are pre-selected in DC current gain Application General purpose Description These epitaxial planar transistors are mounted
DM74LS151 1-of-8 Line Data Selector/Multiplexer
1-of-8 Line Data Selector/Multiplexer General Description This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources.
STW34NB20 N-CHANNEL 200V - 0.062 Ω - 34A TO-247 PowerMESH MOSFET
N-CHANNEL 200V - 0.062 Ω - 34A TO-247 PowerMESH MOSFET Table 1. General Features Figure 1. Package Type V DSS R DS(on) I D STW34NB20 200 V < 0.075 Ω 34 A FEATURES SUMMARY TYPICAL R DS(on) = 0.062 Ω EXTREMELY
BD238. Low voltage PNP power transistor. Features. Applications. Description. Low saturation voltage PNP transistor
Low voltage PNP power transistor Features Low saturation voltage PNP transistor Applications Audio, power linear and switching applications Description The device is manufactured in planar technology with
STP55NF06L STB55NF06L - STB55NF06L-1
General features STP55NF06L STB55NF06L - STB55NF06L-1 N-channel 60V - 0.014Ω - 55A TO-220/D 2 PAK/I 2 PAK STripFET II Power MOSFET Type V DSS R DS(on) I D STP55NF06L 60V
LM134-LM234-LM334. Three terminal adjustable current sources. Features. Description
Three terminal adjustable current sources Features Operates from 1V to 40V 0.02%/V current regulation Programmable from 1µA to 10mA ±3% initial accuracy Description The LM134/LM234/LM334 are 3-terminal
TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS
CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS Fold-Back Characteristic provides Overload Protection for External Diodes Burst Operation under Short-Circuit and no Load Conditions
Table 1. Absolute maximum ratings (T amb = 25 C) Symbol Parameter Value Unit. ISO 10605 - C = 330 pf, R = 330 Ω : Contact discharge Air discharge
Automotive dual-line Transil, transient voltage suppressor (TVS) for CAN bus Datasheet - production data Complies with the following standards ISO 10605 - C = 150 pf, R = 330 Ω : 30 kv (air discharge)
CD4008BM CD4008BC 4-Bit Full Adder
CD4008BM CD4008BC 4-Bit Full Adder General Description The CD4008B types consist of four full-adder stages with fast look-ahead carry provision from stage to stage Circuitry is included to provide a fast
Description. Table 1. Device summary
2 A positive voltage regulator IC Description Datasheet - production data Features TO-220 Output current up to 2 A Output voltages of 5; 7.5; 9; 10; 12; 15; 18; 24 V Thermal protection Short circuit protection
LM337. Three-terminal adjustable negative voltage regulators. Features. Description
Three-terminal adjustable negative voltage regulators Datasheet - production data current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional
CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver
CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver General Description The CD4511BM CD4511BC BCD-to-seven segment latch decoder driver is constructed with complementary MOS (CMOS) enhancement mode
UA741. General-purpose single operational amplifier. Features. Applications. Description. N DIP8 (plastic package)
General-purpose single operational amplifier Datasheet - production data N DIP8 (plastic package) D SO8 (plastic micropackage) Pin connections (top view) 1 - Offset null 1 2 - Inverting input 3 - Non-inverting
L78M00 SERIES POSITIVE VOLTAGE REGULATORS. www.tvsat.com.pl
SERIES POSITIVE VOLTAGE REGULATORS OUTPUT CURRENT TO 0.5A OUTPUT VOLTAGES OF 5; 6; 8; 9; 10; 12; 15; 18; 20; 24V THERMAL OVERLOAD PROTECTION SHORT CIRCUIT PROTECTION OUTPUT TRANSISTOR SOA PROTECTION DESCRIPTION
74AC138 74ACT138 1-of-8 Decoder/Demultiplexer
1-of-8 Decoder/Demultiplexer General Description The AC/ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The
L6234. Three phase motor driver. Features. Description
Three phase motor driver Features Supply voltage from 7 to 52 V 5 A peak current R DSon 0.3 Ω typ. value at 25 C Cross conduction protection TTL compatible driver Operating frequency up to 150 khz Thermal
Symbol Parameter Value Unit IAR Avalanche Current, Repetitive or Not-Repetitive
BUZ11 N - CHANNEL 50V - 0.03Ω - 30A -TO-220 STripFET POWER MOSFET TYPE V DSS R DS(on) I D BUZ11 50 V < 0.04 Ω 30 A TYPICAL R DS(on) = 0.03 Ω AVALANCHE RUGGED TECHNOLOGY 100% AVALANCHE TESTED HIGH CURRENT
DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
SWITCH-MODE POWER SUPPLY CONTROLLER PULSE OUTPUT DC OUTPUT GROUND EXTERNAL FUNCTION SIMULATION ZERO CROSSING INPUT CONTROL EXTERNAL FUNCTION
SWITCH-MODE POWER SUPPLY CONTROLLER. LOW START-UP CURRENT. DIRECT CONTROL OF SWITCHING TRAN- SISTOR. COLLECTOR CURRENT PROPORTIONAL TO BASE-CURRENT INPUT REERSE-GOING LINEAR OERLOAD CHARACTERISTIC CURE
DM74LS00 Quad 2-Input NAND Gate
DM74LS00 Quad 2-Input NAND Gate General Description This device contains four independent gates each of which performs the logic NAND function. Ordering Code: August 1986 Revised March 2000 Order Number
DM74LS05 Hex Inverters with Open-Collector Outputs
Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external pull-up
Description SO-8. series. Furthermore, in the 8-pin configuration Very low-dropout voltage (0.2 V typ.)
ery low-dropout voltage regulator with inhibit function TO-92 Bag TO-92 Tape and reel Ammopack 1 2 3 SO-8 Description Datasheet - production data The is a very low-dropout voltage regulator available in
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs
74HC574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Ordering Code: March 1993 Revised May 2005 The HC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated
BUX48/48A BUV48A/V48AFI
BUX48/48A BU48A/48AFI HIGH POWER NPN SILICON TRANSISTORS STMicroelectronics PREFERRED SALESTYPES NPN TRANSISTOR HIGH OLTAGE CAPABILITY HIGH CURRENT CAPABILITY FAST SWITCHING SPEED APPLICATIONS SWITCH MODE
HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register
Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock
Quad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs
DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs General Description The DM74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the
MC14008B. 4-Bit Full Adder
4-Bit Full Adder The MC4008B 4bit full adder is constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast
BTB04-600SL STANDARD 4A TRIAC MAIN FEATURES
BTB-6SL STANDARD A TRIAC MAIN FEATURES A Symbol Value Unit I T(RMS) A V DRM /V RRM 6 V I GT(Q) ma G A A DESCRIPTION The BTB-6SL quadrants TRIAC is intended for general purpose applications where high surge
MC34063A MC34063E DC-DC CONVERTER CONTROL CIRCUITS
MC34063A MC34063E DC-DC CONVERTER CONTROL CIRCUITS OUTPUT SWITCH CURRENT IN EXCESS OF 1.5A 2% REFERENCE ACCURACY LOW QUIESCENT CURRENT: 2.5mA (TYP.) OPERATING FROM 3V TO 40V FREQUENCY OPERATION TO 100KHz
ETP01-xx21. Protection for Ethernet lines. Features. Description. Applications. Benefits. Complies with the following standards
ETP0-xx2 Protection for Ethernet lines Features Differential and common mode protection Telcordia GR089 Intrabuilding: 50 A, 2/0 µs ITU-T K20/2: 40 A, 5/30 µs Low capacitance: 3 pf max at 0 V UL94 V0 approved
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
STP10NK80ZFP STP10NK80Z - STW10NK80Z
STP10NK80ZFP STP10NK80Z - STW10NK80Z N-channel 800V - 0.78Ω - 9A - TO-220/FP-TO-247 Zener-protected supermesh TM MOSFET General features Type V DSS R DS(on) I D Pw STP10NK80Z 800V