CD4049UB, CD4050B. Features. CMOS Hex Buffer/Converters. Applications. Ordering Information. Pinouts. [ /Title (CD40 49UB, CD405 0B) /Subject

Transcription

1 ata sheet acquired from Harris Semiconductor SHS0 ugust - Revised May [ /Title (0 U, 0 0) /Subject (MO S Hex uffer/ onverters) /utho r () /Keywords (Harris Semiconductor, 00 0, metal gate, MOS MOS Hex uffer/onverters The 0U and 00 devices are inverting and non-inverting hex buffers, respectively, and feature logiclevel conversion using only one supply voltage ( ). The input-signal high level (V IH ) can exceed the supply voltage when these devices are used for logic-level conversions. These devices are intended for use as MOS to TL/TTL converters and can drive directly two TL/TTL loads. ( = V, V OL 0.V, and I OL.m.) The 0U and 00 are designated as replacements for 00U and 00, respectively. ecause the 0U and 00 require only one power supply, they are preferred over the 00U and 00 and should be used in place of the 00U and 00 in all inverter, current driver, or logic-level conversion applications. In these applications the 0U and 00 are pin compatible with the 00U and 00 respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. is not connected internally on the 0U or 00, therefore, connection to this terminal is of no consequence to circuit operation. For applications not requiring high sink-current or voltage conversion, the 0U Hex Inverter is recommended. Pinouts 0U (PIP, RIP) TOP VIW Features 0U Inverting 00 Non-Inverting High Sink urrent for riving TTL Loads High-To-Low Level Logic onversion 00% Tested for Quiescent urrent at 0V Maximum Input urrent of µ at V Over Full Package Temperature Range; 00n at V and o V, 0V and V Parametric Ratings pplications MOS to TL/TTL Hex onverter MOS urrent Sink or Source river MOS High-To-Low Logic Level onverter Ordering Information PRT NUMR TMP. RNG ( o ) PKG PKG. NO. 0U - to Ld PIP to Ld PIP. 0UF - to Ld RIP F. 00F - to Ld RIP F. 00M - to Ld SOI M. NOT: Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or customer service for ordering information. 00 (PIP, RIP, SOI) TOP VIW N N G = L = F G = L = F F F H = N H = N K = K = I = I = 0 J = 0 J = UTION: These devices are sensitive to electrostatic discharge; follow proper I Handling Procedures. opyright, Texas Instruments Incorporated

2 Functional lock iagrams 0U 00 G = G = H = H = I = I = 0 J = 0 J = K = K = F L = F F L = F N = N = N = N = Schematic iagrams IN R P N OUT IN R P N P N OUT FIGUR. SHMTI IGRM OF 0U, OF INTIL UNITS FIGUR. SHMTI IGRM OF 00, OF INTIL UNITS

3 bsolute Maximum Ratings Supply Voltage (V+ to V-) V to 0V Input urrent, ny One Input ±0m Operating onditions Temperature Range o to o Thermal Information Thermal Resistance (Typical, Note ) θ J ( o /W) θ J ( o /W) PIP Package N/ RIP Package SOI Package N/ Maximum Junction Temperature (Plastic Package) o Maximum Storage Temperature Range o to 0 o Maximum Lead Temperature (Soldering 0s) o (SOI - Lead Tips Only) UTION: Stresses above those listed in bsolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOT:. θ J is measured with the component mounted on an evaluation P board in free air. lectrical Specifications LIMITS T INIT TMPRTUR ( o ) TST ONITIONS PRMTR V O (V) V IN (V) (V) - -0 MIN TYP MX UNITS Quiescent evice urrent I (Max) - 0, µ - 0, µ - 0, µ - 0, µ Output Low (Sink) urrent I OL (Min) 0. 0, m 0. 0, m 0. 0, m. 0, 0 - m Output High (Source) urrent I OH (Min). 0, m. 0, m. 0, m. 0, m Out Voltage Low Level V OL (Max) - 0, V - 0, V - 0, V Output Voltage High Level V OH (Min) - 0, V - 0, V - 0, V Input Low Voltage, V IL (Max) 0U V V V Input Low Voltage, V IL (Max) V V V Input High Voltage, V IH Min 0U V V V

4 lectrical Specifications (ontinued) LIMITS T INIT TMPRTUR ( o ) TST ONITIONS PRMTR V O (V) V IN (V) (V) - -0 MIN TYP MX UNITS Input High Voltage, V IH Min V V V Input urrent, I IN Max - 0, ±0. ±0. ± ± - ±0 - ±0. µ lectrical Specifications T = o, Input t r, t f = 0ns, L = 0pF, R L = 00kΩ TST ONITIONS LIMITS (LL PKGS) PRMTR V IN TYP MX UNITS Propagation elay Time Low to High, t PLH 0U 0 0 ns 0 0 ns 0 0 ns 0 ns 0 ns Propagation elay Time Low to High, t PLH ns ns 0 0 ns 0 0 ns 0 0 ns Propagation elay Time High to Low, t PHL 0U ns ns 0 0 ns 0 ns 0 0 ns Propagation elay Time High to Low, t PHL 00 0 ns 0 0 ns ns 0 ns 0 00 ns Transition Time, Low to High, t TLH 0 0 ns ns 0 0 ns Transition Time, High to Low, t THL 0 0 ns ns 0 ns Input apacitance, IN 0U Input apacitance, IN pf - -. pf

5 Typical Performance urves T = o T = o SUPPLY VOLTG ( ) = V SUPPLY VOLTG ( ) = V V O, OUTPUT VOLTG (V) MINIMUM MXIMUM V O, OUTPUT VOLTG (V) MINIMUM MXIMUM 0 V I, INPUT VOLTG (V) 0 V I, INPUT VOLTG (V) FIGUR. MINIMUM N MXIMUM VOLTG TRNSFR HRTRISTIS FOR 0U FIGUR. MINIMUM N MXIMUM VOLTG TRNSFR HRTRISTIS FOR 00 I OL, OUTPUT LOW (SINK) URRNT (m) T = o V 0V GT TO SOUR VOLTG (V GS ) = V I OL, OUTPUT LOW (SINK) URRNT (m) T = o V 0V GT TO SOUR VOLTG (V GS ) = V 0 0 V S, RIN TO SOUR VOLTG (V) V S, RIN TO SOUR VOLTG (V) FIGUR. TYPIL OUTPUT LOW (SINK) URRNT HRTRISTIS FIGUR. MINIMUM OUTPUT LOW (SINK) URRNT RIN HRTRISTIS V S, RIN TO SOUR VOLTG (V) V S, RIN TO SOUR VOLTG (V) T = o GT TO SOUR VOLTG V GS = -V -0V -V OUTPUT HIGH (SOUR) URRNT HRTRISTIS T = o GT TO SOUR VOLTG V GS = -V -0V -V OUTPUT HIGH (SOUR) URRNT HRTRISTIS FIGUR. TYPIL OUTPUT HIGH (SOUR) URRNT HRTRISTIS FIGUR. MINIMUM OUTPUT HIGH (SOUR) URRNT HRTRISTIS

6 Typical Performance urves (ontinued) V O, OUTPUT VOLTG (V) 0 o = V o SUPPLY VOLTG = 0V T = - o - o V O, OUTPUT VOLTG (V) 0 o o = V - o SUPPLY VOLTG = 0V T = - o V I, INPUT VOLTG (V) V I, INPUT VOLTG (V) FIGUR. TYPIL VOLTG TRNSFR HRTRISTIS S FUNTION OF TMPRTUR FOR 0U FIGUR. TYPIL VOLTG TRNSFR HRTRISTIS S FUNTION OF TMPRTUR FOR 00 POWR ISSIPTION PR INVRTR (µw) T = o SUPPLY VOLTG = V 0 LO PITN L = 0pF (pf FIXTUR + pf XT) L = pf 0 (pf FIXTUR + pf XT) V 0V V f, INPUT FRQUNY (khz) POWR ISSIPTION PR INVRTR (µw) T = o V; MHz V; 00kHz 0V; 00kHz V; 0kHz 0V; 0kHz V; khz SUPPLY VOLTG = V FRQUNY (f) = 0kHz t r, t f, INPUT RIS N FLL TIM (ns) FIGUR 0. TYPIL POWR ISSIPTION vs FRQUNY HRTRISTIS FIGUR. TYPIL POWR ISSIPTION vs INPUT RIS N FLL TIMS PR INVRTR FOR 0U POWR ISSIPTION PR INVRTR (µw) T = o V; MHz V; 00kHz 0V; 00kHz V; 0kHz 0V; 0kHz V; khz SUPPLY VOLTG = V FRQUNY (f) = 0kHz t r, t f, INPUT RIS N FLL TIM (ns) FIGUR. TYPIL POWR ISSIPTION vs INPUT RIS N FLL TIMS PR INVRTR FOR 00

7 Test ircuits INPUTS INPUTS V IH V IL OUTPUTS + VM - I FIGUR. QUISNT VI URRNT TST IRUIT NOT: Test any one input with other inputs at or. FIGUR. INPUT VOLTG TST IRUIT MOS 0V LVL TO TL/TTL V LVL = V I INPUTS OUTPUTS 0V = V IH OS/MOS IN 0 OUTPUT TO TL/TTL INPUTS V = V OH 0 = V IL 0 = V OL NOT: Measure inputs sequentially, to both and connect all unused inputs to either or. FIGUR. INPUT URRNT TST IRUIT In Terminal -,,,,, or Out Terminal -,,, 0, or Terminal - Terminal - FIGUR. LOGI LVL ONVRSION PPLITION V 00µF I 0.µF L 0kHz, 00kHz, MHz 0U 0 L INLUS FIXTUR PITN FIGUR. YNMI POWR ISSIPTION TST IRUITS

8 ual-in-line Plastic Packages (PIP) 0U, 00 INX R N N/ S PLN -- STING PLN L L e e e e 0.00 (0.) M S NOTS:. ontrolling imensions: INH. In case of conflict between nglish and Metric dimensions, the inch dimensions control.. imensioning and tolerancing per NSI Y.M-.. Symbols are defined in the MO Series Symbol List in Section. of Publication No... imensions, and L are measured with the package seated in J- seating plane gauge GS-..,, and dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.00 inch (0.mm).. and e are measured with the leads constrained to be perpendicular to datum --.. e and e are measured at the lead tips with the leads unconstrained. e must be zero or greater.. maximum dimensions do not include dambar protrusions. ambar protrusions shall not exceed 0.00 inch (0.mm).. N is the maximum number of terminal positions. 0. orner leads (, N, N/ and N/ + ) for.,.,.,.,. will have a dimension of inch (0. -.mm).. (J MS-00- ISSU ) L UL-IN-LIN PLSTI PKG INHS MILLIMTRS SYMOL MIN MX MIN MX NOTS , e 0.00 S. S - e 0.00 S. S e L N Rev. 0 /

9 eramic ual-in-line Frit Seal Packages (RIP) S PLN STING PLN S b ccc M bbb S b - - S e S NOTS:. Index area: notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer s identification shall not be used as a pin one identification mark.. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.. imensions b and c apply to lead base metal only. imension M applies to lead plating and finish thickness.. orner leads (, N, N/, and N/+) may be configured with a partial lead paddle. For this configuration dimension b replaces dimension b.. This dimension allows for off-center lid, meniscus, and glass overrun.. imension Q shall be measured from the seating plane to the base plane.. Measure dimension S at all four corners.. N is the maximum number of terminal positions.. imensioning and tolerancing per NSI Y.M ontrolling dimension: INH. L M c e/ S S aaa M - L FINISH S MTL b M (b) STION Q -- -α S e c S (c) F. MIL-ST- GIP-T (-, ONFIGURTION ) L RMI UL-IN-LIN FRIT SL PKG INHS MILLIMTRS SYMOL MIN MX MIN MX NOTS b b b b c c e 0.00 S. S - e 0.00 S. S - e/ 0.0 S. S - L Q S α 0 o 0 o 0 o 0 o - aaa bbb ccc M , N Rev. 0 /

10 Small Outline Plastic Packages (SOI) 0U, 00 N INX R e 0.(0.00) M M STING PLN S H 0.(0.00) M 0.0(0.00) NOTS:. Symbols are defined in the MO Series Symbol List in Section. of Publication Number.. imensioning and tolerancing per NSI Y.M-.. imension does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.mm (0.00 inch) per side.. imension does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.mm (0.00 inch) per side.. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.. L is the length of terminal for soldering to a substrate.. N is the number of terminal positions.. Terminal numbers are shown for reference only.. The lead width, as measured 0.mm (0.0 inch) or greater above the seating plane, shall not exceed a maximum value of 0.mm (0.0 inch) 0. ontrolling dimension: MILLIMTR. onverted inch dimensions are not necessarily exact. α L M h x o M. (J MS-0- ISSU ) L WI OY SMLL OUTLIN PLSTI PKG INHS MILLIMTRS SYMOL MIN MX MIN MX NOTS e 0.00 S. S - H h L N α 0 o o 0 o o - Rev. 0 / 0

11 IMPORTNT NOTI Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. ll products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. RTIN PPLITIONS USING SMIONUTOR PROUTS MY INVOLV POTNTIL RISKS OF TH, PRSONL INJURY, OR SVR PROPRTY OR NVIRONMNTL MG ( RITIL PPLITIONS ). TI SMIONUTOR PROUTS R NOT SIGN, UTHORIZ, OR WRRNT TO SUITL FOR US IN LIF-SUPPORT VIS OR SYSTMS OR OTHR RITIL PPLITIONS. INLUSION OF TI PROUTS IN SUH PPLITIONS IS UNRSTOO TO FULLY T TH USTOMR S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. opyright, Texas Instruments Incorporated