74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger
|
|
- Cassandra Montgomery
- 7 years ago
- Views:
Transcription
1 Rev pril 2013 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs, and complementary and outputs. This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing damaging backflow current through the device when it is powered down. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the output on the LOW-to-HIGH transition of the clock pulse. The inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. 2. Features and benefits Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for interfacing with 5 V logic High noise immunity omplies with JEE standard: JES8-7 (1.65 V to 1.95 V) JES8-5 (2.3 V to 2.7 V) JES8-B/JES36 (2.7 V to 3.6 V) ES protection: HBM JES22-114F exceeds 2000 V MM JES exceeds 200 V 24 m output drive (V =3.0V) MOS low power consumption Latch-up performance exceeds 250 m irect interface with TTL levels Inputs accept voltages up to 5 V Multiple package options Specified from 40 to+85 and 40 to+125
2 3. Ordering information Table 1. Type number 4. Marking Ordering information Package Temperature range Name escription Version P 40 to+125 TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm 40 to+125 VSSOP8 plastic very thin shrink small outline package; 8 leads; body width 2.3 mm GT 40 to+125 XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body mm GF 40 to +125 XSON8 extremely thin small outline package; no leads; 8 terminals; body mm G 40 to+125 XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body mm GM 40 to+125 XFN8 plastic, extremely thin quad flat package; no leads; 8 terminals; body mm GN 40 to +125 XSON8 extremely thin small outline package; no leads; 8 terminals; body mm GS 40 to +125 XSON8 extremely thin small outline package; no leads; 8 terminals; body mm SOT505-2 SOT765-1 SOT833-1 SOT1089 SOT996-2 SOT902-2 SOT1116 SOT1203 Table 2. Marking codes Type number Marking code [1] P V74 V74 GT V74 GF Y4 G V74 GM V74 GN Y4 GS Y4 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
3 5. Functional diagram S S P P FF R R 001aah757 S 1 1 R 001aah758 Fig 1. Logic symbol Fig 2. IE logic symbol R S mna421 P Fig 3. Logic diagram ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
4 6. Pinning information 6.1 Pinning P 1 8 V 2 7 S P 1 8 V 3 6 R 2 7 S 3 6 R GN 4 5 GN aab aab659 Transparent top view Fig 4. Pin configuration SOT505-2 and SOT765-1 Fig 5. Pin configuration SOT833-1, SOT1089, SOT1116 and SOT1203 terminal 1 index area V S P P 1 8 V R S R GN aah948 GN 001aaf641 Transparent top view Transparent top view Fig 6. Pin configuration SOT996-2 Fig 7. Pin configuration SOT902-2 ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
5 6.2 Pin description Table 3. Pin description Symbol Pin escription SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT902-2 SOT996-2, SOT1116 and SOT1203 P 1 7 clock input (LOW-to-HIGH, edge-triggered) 2 6 data input 3 5 complement output GN 4 4 ground (0 V) 5 3 true output R 6 2 asynchronous reset-direct input (active LOW) S 7 1 asynchronous set-direct input (active LOW) V 8 8 supply voltage 7. Functional description Table 4. Function table for asynchronous operation [1] Input Output S R P L H X X H L H L X X L H L L X X H H [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. Table 5. Function table for synchronous operation [1] Input Output S R P n+1 n+1 H H L L H H H H H L [1] H = HIGH voltage level; L = LOW voltage level; = LOW-to-HIGH P transition; n+1 = state after the next LOW-to-HIGH P transition. ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
6 8. Limiting values Table 6. Limiting values In accordance with the bsolute Maximum Rating System (IE 60134). Voltages are referenced to GN (ground = 0 V). Symbol Parameter onditions Min Max Unit V supply voltage V I IK input clamping current V I <0V 50 - m V I input voltage [1] V I OK output clamping current V O >V or V O <0V - 50 m V O output voltage ctive mode [1] 0.5 V +0.5 V Power-down mode [1][2] V I O output current V O =0 VtoV - 50 m I supply current m I GN ground current m P tot total power dissipation T amb = 40 to +125 [3] mw T stg storage temperature [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] When V = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation. [3] For TSSOP8 packages: above 55 the value of P tot derates linearly with 2.5 mw/k. For VSSOP8 packages: above 110 the value of P tot derates linearly with 8.0 mw/k. For XSON8 and XFN8 packages: above 118 the value of P tot derates linearly with 7.8 mw/k. 9. Recommended operating conditions Table 7. Operating conditions Symbol Parameter onditions Min Max Unit V supply voltage V V I input voltage V V O output voltage ctive mode 0 V V Power-down mode; V =0V V T amb ambient temperature t/ V input transition rise and fall rate V = 1.65 V to 2.7 V - 20 ns/v V = 2.7 V to 5.5 V - 10 ns/v ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
7 10. Static characteristics Table 8. Static characteristics t recommended operating conditions; voltages are referenced to GN (ground = 0 V). Symbol Parameter onditions Min Typ [1] Max Unit T amb = 40 to +85 V IH HIGH-level input voltage V = 1.65 V to 1.95 V 0.65 V - - V V = 2.3 V to 2.7 V V V = 2.7 V to 3.6 V V V = 4.5 V to 5.5 V 0.7 V - - V V IL LOW-level input voltage V = 1.65 V to 1.95 V V V V = 2.3 V to 2.7 V V V = 2.7 V to 3.6 V V V = 4.5 V to 5.5 V V V V OH HIGH-level output voltage V I = V IH or V IL I O = 100 ; V = 1.65 V to 5.5 V V V I O = 4 m; V = 1.65 V V I O = 8 m; V = 2.3 V V I O = 12 m; V = 2.7 V V I O = 24 m; V = 3.0 V V I O = 32 m; V = 4.5 V V V OL LOW-level output voltage V I = V IH or V IL I O = 100 ; V = 1.65 V to 5.5 V V I O = 4 m; V = 1.65 V V I O = 8 m; V = 2.3 V V I O = 12 m; V = 2.7 V V I O = 24 m; V = 3.0 V V I O = 32 m; V = 4.5 V V I I input leakage current V I = 5.5 V or GN; V =0Vto5.5V I OFF power-off leakage current V I or V O = 5.5 V; V = 0 V I supply current V I = 5.5 V or GN; V =1.65Vto5.5V; I O =0 I additional supply current per pin; V I = V 0.6 V; I O = 0 ; V =2.3V to5.5 V I input capacitance pf ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
8 Table 8. Static characteristics continued t recommended operating conditions; voltages are referenced to GN (ground = 0 V). Symbol Parameter onditions Min Typ [1] Max Unit T amb = 40 to +125 V IH HIGH-level input voltage V = 1.65 V to 1.95 V 0.65 V - - V [1] ll typical values are measured at T amb = 25. V = 2.3 V to 2.7 V V V = 2.7 V to 3.6 V V V = 4.5 V to 5.5 V 0.7 V - - V V IL LOW-level input voltage V = 1.65 V to 1.95 V V V V OH HIGH-level output voltage V I = V IH or V IL V OL LOW-level output voltage V I = V IH or V IL I I input leakage current V I = 5.5 V or GN; V =0Vto5.5V V = 2.3 V to 2.7 V V V = 2.7 V to 3.6 V V V = 4.5 V to 5.5 V V V I O = 100 ; V = 1.65 V to 5.5 V V V I O = 4 m; V = 1.65 V V I O = 8 m; V = 2.3 V V I O = 12 m; V = 2.7 V V I O = 24 m; V = 3.0 V V I O = 32 m; V = 4.5 V V I O = 100 ; V = 1.65 V to 5.5 V V I O = 4 m; V = 1.65 V V I O = 8 m; V = 2.3 V V I O = 12 m; V = 2.7 V V I O = 24 m; V = 3.0 V V I O = 32 m; V = 4.5 V V I OFF power-off leakage current V I or V O = 5.5 V; V = 0 V I supply current V I = 5.5 V or GN; V =1.65Vto5.5V; I O =0 I additional supply current per pin; V I = V 0.6 V; I O = 0 ; V =2.3V to5.5 V ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
9 11. ynamic characteristics Table 9. ynamic characteristics Voltages are referenced to GN (ground = 0 V); for test circuit see Figure 10. Symbol Parameter onditions 40 to to +125 Unit Min Typ [1] Max Min Max t pd propagation delay P to, ; see Figure 8 [2] V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns S to, ; see Figure 9 [2] V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns R to, ; see Figure 9 [2] V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns t W pulse width P HIGH or LOW; see Figure 8 V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns S and R LOW; see Figure 9 V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
10 Table 9. ynamic characteristics continued Voltages are referenced to GN (ground = 0 V); for test circuit see Figure 10. Symbol Parameter onditions 40 to to +125 Unit Min Typ [1] Max Min Max t rec recovery time S or R; see Figure 9 V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns t su set-up time to P; see Figure 8 V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns t h hold time to P; see Figure 8 V = 1.65 V to 1.95 V ns V = 2.3 V to 2.7 V ns V = 2.7 V ns V = 3.0 V to 3.6 V ns V = 4.5 V to 5.5 V ns f max maximum P; see Figure 8 frequency V = 1.65 V to 1.95 V MHz V = 2.3 V to 2.7 V MHz V = 2.7 V MHz V = 3.0 V to 3.6 V MHz V = 4.5 V to 5.5 V MHz P power dissipation capacitance V I = GN to V ; V =3.3V [3] pf [1] Typical values are measured at T amb =25 and V = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively. [2] t pd is the same as t PLH and t PHL. [3] P is used to determine the dynamic power dissipation (P in W). P = P V 2 f i N+ ( L V 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; L = output load capacitance in pf; V = supply voltage in V; N = number of inputs switching; ( L V 2 f o ) = sum of outputs. ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
11 12. Waveforms V I t W P input V M GN 1/f max V I input V M GN V OH t su t h t PHL t su t h t PLH output V M V OL V OH output V M V OL t PLH t PHL mnb141 Fig 8. Measurement points are given in Table 10. The shaded areas indicate when the input is permitted to change for predictable output performance. V OL and V OH are typical output voltage levels that occur with the output load. The clock input (P) to output (, ) propagation delays, the clock pulse width, the to P set-up, the P to hold times and the maximum frequency Table 10. Measurement points Supply voltage Input Output V V M V M 1.65 V to 1.95 V 0.5 V 0.5 V 2.3 V to 2.7 V 0.5 V 0.5 V 2.7V 1.5V 1.5V 3.0V to 3.6V 1.5V 1.5V 4.5 V to 5.5 V 0.5 V 0.5 V ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
12 V I P input V M GN t rec V I S input V M GN V I t W t W t rec R input V M GN t PLH t PHL V OH output V M V OL V OH output V M V OL t PHL t PLH mnb142 Fig 9. Measurement points are given in Table 10. V OL and V OH are typical output voltage levels that occur with the output load. The set (S) and reset (R) input to output (, ) propagation delays, the set and reset pulse widths and the R to P recovery time ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
13 V EXT V G V I UT V O RL RT L RL mna616 Fig 10. Test data is given in Table 11. efinitions for test circuit: R L = Load resistance. L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Test circuit for measuring switching times Table 11. Test data Supply voltage Input Load V EXT V V I t r, t f L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ 1.65 V to 1.95 V V 2.0ns 30pF 1k open GN 2V 2.3 V to 2.7 V V 2.0 ns 30 pf 500 open GN 2V 2.7 V 2.7 V 2.5 ns 50 pf 500 open GN 6 V 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 open GN 6 V 4.5 V to 5.5 V V 2.5 ns 50 pf 500 open GN 2V ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
14 13. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 E X c y H E v M Z ( 3 ) pin 1 index L p θ L 1 4 detail X e b p w M mm scale IMENSIONS (mm are the original dimensions) UNIT max. 1 mm b p c (1) E (1) e H E L L p v w y Z (1) θ Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENES IE JEE JEIT EUROPEN PROJETION ISSUE TE SOT Fig 11. Package outline SOT505-2 (TSSOP8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
15 VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 E X c y H E v M Z pin 1 index ( 3 ) L p θ 1 4 detail X L e b p w M mm scale IMENSIONS (mm are the original dimensions) UNIT max. 1 mm b p c (1) E (2) e H E L L p v w y Z (1) θ Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included OUTLINE VERSION REFERENES IE JEE JEIT EUROPEN PROJETION ISSUE TE SOT765-1 MO Fig 12. Package outline SOT765-1 (VSSOP8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
16 XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm SOT833-1 b L 1 L 4 (2) e e 1 e 1 e 1 8 (2) 1 E terminal 1 index area mm IMENSIONS (mm are the original dimensions) scale UNIT (1) max 1 max b E e e 1 L L 1 mm Notes 1. Including plating thickness. 2. an be visible in some manufacturing processes. OUTLINE VERSION REFERENES IE JEE JEIT EUROPEN PROJETION ISSUE TE SOT MO Fig 13. Package outline SOT833-1 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
17 XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1 x 0.5 mm SOT1089 E terminal 1 index area 1 detail X (4 ) (2) e L (8 ) (2) b 4 5 e terminal 1 index area L mm X imensions scale Unit (1) 1 b E e e 1 L L 1 mm max nom min Outline version SOT Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology. References IE JEE JEIT MO European projection Issue date sot1089_po Fig 14. Package outline SOT1089 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
18 XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm SOT996-2 B E 1 detail X terminal 1 index area L 1 e 1 e b 1 4 v w B y 1 y L 2 L 8 5 X mm scale imensions (mm are the original dimensions) Unit (1) 1 b E e e 1 L L 1 L 2 v w y y 1 mm max nom min sot996-2_po Outline version SOT996-2 References IE JEE JEIT European projection Issue date Fig 15. Package outline SOT996-2 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
19 XFN8: plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 x 1.6 x 0.5 mm SOT902-2 X B terminal 1 index area E 1 detail X b e 4 v w B y 1 y 3 5 e terminal 1 index area L 8 metal area not for soldering L 1 imensions mm scale Unit (1) 1 b E e e 1 L L 1 v w y y 1 mm max nom min Note 1. Plastic or metal protrusions of mm maximum per side are not included. sot902-2_po Outline version References IE JEE JEIT SOT MO European projection Issue date Fig 16. Package outline SOT902-2 (XFN8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
20 XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.2 x 1.0 x 0.35 mm SOT b 4 (4 ) (2) L 1 L e e 1 e 1 e 1 (8 ) (2) 1 E terminal 1 index area imensions mm scale Unit (1) 1 b E e e 1 L L 1 mm max nom min Outline version SOT Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology References IE JEE JEIT European projection Issue date sot1116_po Fig 17. Package outline SOT1116 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
21 XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1.0 x 0.35 mm SOT b 4 (4 ) (2) L 1 L e e 1 e 1 e 1 5 (8 ) (2) 1 E terminal 1 index area imensions mm scale Unit (1) 1 b E e e 1 L L 1 mm max nom min Outline version SOT Note 1. Including plating thickness. 2. Visible depending upon used manufacturing technology References IE JEE JEIT European projection Issue date sot1203_po Fig 18. Package outline SOT1203 (XSON8) ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
22 14. bbreviations Table 12. cronym MOS HBM ES MM UT TTL bbreviations escription omplementary Metal-Oxide Semiconductor Human Body Model ElectroStatic ischarge Machine Model evice Under Test Transistor-Transistor Logic 15. Revision history Table 13. Revision history ocument I Release date ata sheet status hange notice Supersedes v Product data sheet - v.11 Modifications: For type number G XSON8U has changed to XSON8. v Product data sheet - v.10 Modifications: For type number GM the SOT code has changed to SOT v Product data sheet - v.9 Modifications: Legal pages updated. v Product data sheet - v.8 v Product data sheet - v.7 v Product data sheet - v.6 v Product data sheet - v.5 v Product data sheet - v.4 v Product data sheet - v.3 v Product specification - v.2 v Product specification - v.1 v Product specification - - ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
23 16. Legal information 16.1 ata sheet status ocument status [1][2] Product status [3] efinition Objective [short] data sheet evelopment This document contains data from the objective specification for product development. Preliminary [short] data sheet ualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section efinitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL efinitions raft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet isclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. ustomers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). ustomers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). ustomer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IE 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the haracteristics sections of this document is not warranted. onstant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
24 Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. ontact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com ll information provided in this document is subject to legal disclaimers. NXP B.V ll rights reserved. Product data sheet Rev pril of 25
25 18. ontents 1 General description Features and benefits Ordering information Marking Functional diagram Pinning information Pinning Pin description Functional description Limiting values Recommended operating conditions Static characteristics ynamic characteristics Waveforms Package outline bbreviations Revision history Legal information ata sheet status efinitions isclaimers Trademarks ontact information ontents Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V ll rights reserved. For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com ate of release: 2 pril 2013 ocument identifier:
The 74LVC1G04 provides one inverting buffer.
Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in
More informationHEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop
Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. pplications The is a dual -type flip-flop that features independent set-direct input (S), clear-direct input
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
More information74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate
Rev. 5 27 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of
More information74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger
Low-power D-type flip-flop with set and reset; positive-edge trigger Rev. 9 6 January 2014 Product data sheet 1. General description The provides a low-power, low-voltage single positive-edge triggered
More informationBus buffer/line driver; 3-state
Rev. 11 2 July 2012 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE). HIGH-level
More informationBuffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.
Rev. 11 29 June 2012 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement
More informationHEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register
Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock
More informationLow-power configurable multiple function gate
Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the
More information74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information
Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)
More information74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger
Rev. 5 29 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn)
More informationHEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate
Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise
More information74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger
Rev. 5 30 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,
More informationHex buffer with open-drain outputs
Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
More informationLow-power D-type flip-flop; positive-edge trigger; 3-state
Rev. 8 29 November 2012 Product data sheet 1. General description The provides the single D-type flip-flop with 3-state output. The flip-flop will store the state of data input (D) that meet the set-up
More informationHEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop
Rev. 9 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input
More information3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.
Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these
More information3-to-8 line decoder, demultiplexer with address latches
Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC
More information74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More information1-of-4 decoder/demultiplexer
Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device
More informationQuad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
More information8-bit binary counter with output register; 3-state
Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary
More information74HC165; 74HCT165. 8-bit parallel-in/serial out shift register
Rev. 4 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is an 8-bit serial or parallel-in/serial-out shift register. The device
More information14-stage ripple-carry binary counter/divider and oscillator
Rev. 8 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to
More information74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer
Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually
More information74HC4040; 74HCT4040. 12-stage binary ripple counter
Rev. 5 3 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset
More information74HC74; 74HCT74. 1. General description. 2. Features and benefits. 3. Ordering information
Rev. 5 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual
More information74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
More information74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate
Rev. 5 4 September 202 Product data sheet. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages
More informationTriple single-pole double-throw analog switch
Rev. 12 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a triple single-pole double-throw (SPDT) analog switch, suitable
More information74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter
Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
More information74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting
Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
More information74HC393; 74HCT393. Dual 4-bit binary ripple counter
Rev. 6 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features
More information8-channel analog multiplexer/demultiplexer
Rev. 12 25 March 2016 Product data sheet 1. General description The is an with three address inputs (S1 to S3), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common
More information74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description The is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE
More information74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 8 25 February 2016 Product data sheet 1. General description The is an 8-bit serial-in/serial or parallel-out shift
More information8-bit synchronous binary down counter
Rev. 5 21 April 2016 Product data sheet 1. General description The is an 8-bit synchronous down counter. It has control inputs for enabling or disabling the clock (CP), for clearing the counter to its
More informationNTB0102. 1. General description. 2. Features and benefits. Dual supply translating transceiver; auto direction sensing; 3-state
Dual supply translating transceiver; auto direction sensing; 3-state Rev. 4 23 January 2013 Product data sheet 1. General description The is a 2-bit, dual supply translating transceiver with auto direction
More information74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 7 26 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin
More information74ALVC164245. 16-bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
Rev. 8 15 March 2012 Product data sheet 1. General description The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The is a 16-bit
More information74HC4067; 74HCT4067. 16-channel analog multiplexer/demultiplexer
Rev. 6 22 May 2015 Product data sheet 1. General description The is a single-pole 16-throw analog switch (SP16T) suitable for use in analog or digital 16:1 multiplexer/demultiplexer applications. The switch
More informationNPN wideband transistor in a SOT89 plastic package.
SOT89 Rev. 05 21 March 2013 Product data sheet 1. Product profile 1.1 General description in a SOT89 plastic package. 1.2 Features and benefits High gain Gold metallization ensures excellent reliability
More information74HC4066; 74HCT4066. Quad single-pole single-throw analog switch
Rev. 8 3 December 2015 Product data sheet 1. General description The is a quad single pole, single throw analog switch. Each switch features two input/output terminals (ny and nz) and an active HIGH enable
More informationSiGe:C Low Noise High Linearity Amplifier
Rev. 2 21 February 2012 Product data sheet 1. Product profile 1.1 General description The is a low noise high linearity amplifier for wireless infrastructure applications. The LNA has a high input and
More informationPlanar PIN diode in a SOD323 very small plastic SMD package.
Rev. 8 12 May 2015 Product data sheet 1. Product profile 1.1 General description Planar PIN diode in a SOD323 very small plastic SMD package. 1.2 Features and benefits High voltage, current controlled
More information4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More informationSchottky barrier quadruple diode
Rev. 3 8 October 2012 Product data sheet 1. Product profile 1.1 General description with an integrated guard ring for stress protection. Two electrically isolated dual Schottky barrier diodes series, encapsulated
More information74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset
Rev. 9 19 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with
More informationPassivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control
TO-92 Rev. 9 9 November 2 Product data sheet. Product profile. General description Passivated, sensitive gate triacs in a SOT54 plastic package.2 Features and benefits Designed to be interfaced directly
More informationLow forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package
Rev. 6 10 September 2010 Product data sheet 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small hermetically sealed glass SOD80C
More informationBAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description
SOT2 Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small SOT2 (TO-26AB) Surface-Mounted
More information74HC4051; 74HCT4051. 8-channel analog multiplexer/demultiplexer
Rev. 8 5 February 2016 Product data sheet 1. General description The is a single-pole octal-throw analog switch (SP8T) suitable for use in analog or digital 8:1 multiplexer/demultiplexer applications.
More information10 ma LED driver in SOT457
SOT457 in SOT457 Rev. 1 20 February 2014 Product data sheet 1. Product profile 1.1 General description LED driver consisting of resistor-equipped PNP transistor with two diodes on one chip in an SOT457
More informationHigh-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC
Rev. 8 18 November 2010 Product data sheet 1. Product profile 1.1 General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table 1. Product overview Type number Package
More informationThe sensor can be operated at any frequency between DC and 1 MHz.
Rev. 6 18 November 2010 Product data sheet 1. Product profile 1.1 General description The is a sensitive magnetic field sensor, employing the magneto-resistive effect of thin film permalloy. The sensor
More informationHigh-speed USB 2.0 switch with enable
Rev. 4 9 June 03 Product data sheet. General description The is a high-bandwidth switch designed for the switching of high-speed UB.0 signals in handset and consumer applications. These applications could
More informationDISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12
DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Low-voltage variable capacitance double 2001 Oct 12 Low-voltage variable capacitance double FEATURES Excellent linearity C1: 95 pf; C7.5: 27.6
More informationIP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.
SOT457 Rev. 5 8 July 2011 Product data sheet 1. Product profile 1.1 General description The is designed to protect I/O lines sensitive to capacitive load, such as USB 2.0, ethernet, Digital Video Interface
More informationDATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET N-channel silicon field-effect transistors Supersedes data of April 995 996 Jul BF5A; BF5B; BF5C FEATURES Interchangeability of drain and source connections Frequencies
More informationBAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.
Rev. 6 4 September 04 Product data sheet. Product profile. General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table. Product overview Type number Package Configuration
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors
DISCRETE SEMICONDUCTORS DATA SHEET Product specification April 24 Product specification GENERAL DESCRIPTION QUICK REFERENCE DATA Passivated thyristors in a plastic SYMBOL PARAMETER MAX. MAX. MAX. UNIT
More informationDISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD923 870 MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08
DISCRETE SEMICONDUCTORS DATA SHEET M3D848 2002 Oct 08 FEATURES High output capability Excellent linearity Extremely low noise Excellent return loss properties Rugged construction Gold metallization ensures
More informationINTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
More information45 V, 100 ma NPN general-purpose transistors
Rev. 9 2 September 214 Product data sheet 1. Product profile 1.1 General description NPN general-purpose transistors in Surface-Mounted Device (SMD) plastic packages. Table 1. Product overview Type number
More informationUltrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package
TO-220AC 27 May 2015 Product data sheet 1. General description Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package 2. Features and benefits Fast switching Low thermal resistance
More informationLIN-bus ESD protection diode
Rev. 3 31 May 2011 Product data sheet 1. Product profile 1.1 General description in a very small SOD323 (SC-76) Surface-Mounted Device (SMD) plastic package designed to protect one automotive Local Interconnect
More informationFemtofarad bidirectional ESD protection diode
Rev. 3 24 October 2011 Product data sheet 1. Product profile 1.1 General description Femtofarad bidirectional ElectroStatic Discharge (ESD) protection diode in a leadless ultra small SOD882 Surface-Mounted
More informationNX3L4051. 1. General description. 2. Features and benefits. Single low-ohmic 8-channel analog switch
Rev. 5 3 July 2012 Product data sheet 1. General description The is a low-ohmic 8-channel analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. The has three digital select
More informationIP4294CZ10-TBR. ESD protection for ultra high-speed interfaces
XSON1 Rev. 4 1 November 213 Product data sheet 1. Product profile 1.1 General description The device is designed to protect high-speed interfaces such as SuperSpeed USB, High-Definition Multimedia Interface
More informationNPN wideband silicon germanium RF transistor
Rev. 1 29 April 211 Product data sheet 1. Product profile 1.1 General description NPN silicon germanium microwave transistor for high speed, low noise applications in a plastic, 4-pin dual-emitter SOT343F
More informationBLL6G1214L-250. 1. Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.
BLL6G1214L-25 Rev. 1 16 February 212 Preliminary data sheet 1. Product profile 1.1 General description 25 W LDMOS power transistor intended for L-band radar applications in the 1.2 GHz to 1.4 GHz range.
More information40 V, 200 ma NPN switching transistor
Rev. 01 21 July 2009 Product data sheet BOTTOM VIEW 1. Product profile 1.1 General description NPN single switching transistor in a SOT883 (SC-101) leadless ultra small Surface-Mounted Device (SMD) plastic
More informationGeneral purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM
TO-92 May 25 Product data sheet. General description Planar passivated very sensitive gate four quadrant triac in a SOT54 plastic package intended to be interfaced directly to microcontrollers, logic integrated
More informationNPN wideband silicon RF transistor
Rev. 1 13 January 2014 Product data sheet 1. Product profile 1.1 General description NPN silicon RF transistor for high speed, low noise applications in a plastic, 3-pin SOT23 package. The is part of the
More informationBC807; BC807W; BC327
Rev. 06 7 November 009 Product data sheet. Product profile. General description PNP general-purpose transistors. Table. Product overview Type number Package NPN complement NXP JEIT BC807 SOT - BC87 BC807W
More informationCAN bus ESD protection diode
Rev. 04 15 February 2008 Product data sheet 1. Product profile 1.1 General description in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package designed to protect two automotive Controller
More informationPUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.
XSON1 Rev. 1 26 January 215 Product data sheet 1. Product profile 1.1 General description The device is designed to protect high-speed interfaces such as SuperSpeed USB 3.1 at 1 Gbps, High-Definition Multimedia
More informationPMEG3015EH; PMEG3015EJ
Rev. 03 13 January 2010 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for
More informationPMEG2020EH; PMEG2020EJ
Rev. 04 15 January 2010 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for
More information65 V, 100 ma PNP/PNP general-purpose transistor
Rev. 02 19 February 2009 Product data sheet 1. Product profile 1.1 General description PNP/PNP general-purpose transistor pair in a very small SOT363 (SC-88) Surface-Mounted Device (SMD) plastic package.
More informationBT139B-600. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data. 4Q Triac 27 September 2013 Product data sheet
D2PAK 27 September 213 Product data sheet 1. General description Planar passivated four quadrant triac in a SOT44 (D2PAK) surface-mountable plastic package intended for use in applications requiring high
More informationPMEG3005EB; PMEG3005EL
Rev. 0 29 November 2006 Product data sheet. Product profile. General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for stress
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
More informationMedium power Schottky barrier single diode
Rev. 03 17 October 2008 Product data sheet 1. Product profile 1.1 General description Planar medium power Schottky barrier single diode with an integrated guard ring for stress protection, encapsulated
More informationMOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. http://www.philips.semiconductors.com use http://www.nxp.com
Rev. 3 21 November 27 Product data sheet Dear customer, IMPORTANT NOTICE As from October 1st, 26 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More informationESD protection for high-speed interfaces
Rev. 1 1 October 212 Product data sheet 1. Product profile 1.1 General description The device is designed to protect high-speed interfaces such as High-Definition Multimedia Interface (HDMI), DisplayPort,
More informationPESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.
Rev. 02 20 August 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance ElectroStatic Discharge (ESD) protection diode in a SOT23 (TO-236AB) small SMD plastic package
More informationPRTR5V0U2F; PRTR5V0U2K
Rev. 02 19 February 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance double rail-to-rail ElectroStatic Discharge (ESD) protection devices in leadless ultra small
More information30 V, single N-channel Trench MOSFET
SOT883B Rev. 1 11 May 212 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a leadless ultra small DFN16B-3 (SOT883B) Surface-Mounted
More informationINTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.
INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type
More information45 V, 100 ma NPN/PNP general-purpose transistor
Rev. 4 18 February 29 Product data sheet 1. Product profile 1.1 General description NPN/PNP general-purpose transistor pair in a very small SOT363 (SC-88) Surface-Mounted Device (SMD) plastic package.
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More informationDATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 04. 2004 Feb 03.
DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Supersedes data of 2002 Oct 04 2004 Feb 03 FEATURES Collector current capability I C = 200 ma Collector-emitter voltage V CEO = 40 V. APPLICATIONS
More informationBZT52H series. Single Zener diodes in a SOD123F package
Rev. 3 7 December 2010 Product data sheet 1. Product profile 1.1 General description General-purpose Zener diodes in a SOD123F small and flat lead Surface-Mounted Device (SMD) plastic package. 1.2 Features
More informationPMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.
Rev. 04 30 December 2008 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifier with an integrated guard ring for
More informationDISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 23 Apr 9 24 Jan 16 FEATURES Low current (max. 1 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification. PINNING PIN
More informationBT138-600E. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data. 4Q Triac 30 August 2013 Product data sheet
TO-22AB 3 August 213 Product data sheet 1. General description Planar passivated sensitive gate four quadrant triac in a SOT78 (TO-22AB) plastic package intended for use in general purpose bidirectional
More informationINTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks
More information