Cypress Semiconductor Technology Qualification Report
|
|
|
- Brian Simmons
- 7 years ago
- Views:
Transcription
1 Cypress Semiconductor Technology Qualification Report QT# VERSION 1.2 November, 2002 TSMC 0.15um Technology, Fab TSMC CY7C1371B/CY7C1373B CY7C1381B/CY7C1383B CY7C1381BV25/CY7C1383BV25 CY7C1371BV25/CY7C1373BV25 CY7C1370B/CY7C1372B CY7C1380B/CY7C1382B CY7C1386B/CY7C1387B CY7C1380BV25/CY7C1382BV25 CY7C1386BV25/CY7C1387BV25 CY7C1370BV25/CY7C1372BV25 18Meg Synchronous SRAM 512K x 36 / 1M x 18 No Bus Latency and NoBL are trademark of Cypress Semiconductor Corporation. ZBT is a Trademark of Integrated Device Technology. CYRESS TECHNICAL CONTACT FOR QUALIFICATION DATA: Ed Russell Al Laxman Reliability Director Quality Engineering (408) (408)
2 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 2 of 8 TECHNOLOGY QUALIFICATION HISTORY Qual Report Description of Qualification urpose New Technology TSMC 0.15um / 1 8Meg Synchronous SRAM Device, CY7C1380B and Device family. Date Comp Jun 01
3 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 3 of 8 RODUCT DESCRITION (for qualification) Qualification urpose: Qualify New Technology, TSMC 0.15um, TSMC Fab and CY7C1380B and device family. Marketing art #: Device Description: Cypress Division: CY7C1380B 2.5V, 3.3V, Industrial and Commercial available in 119-ball BGA and 100-pin TQF package. Cypress Semiconductor Corporation Memory roduct Division (MD) Overall Die (or Mask) REV Level (pre-requisite for qualification): What ID markings on Die: GVT71512C36Y Rev. B TECHNOLOGY/FAB ROCESS DESCRITION Number of Metal Layers: 8 Metal Composition: Metal 1: 3,000Å - TiN / Al Metal 2: 4,000Å - TiN / Al Metal 3: 8,000Å - TiN / Al assivation Type and Materials: 6,000Å Sn / 10,000Å Oxide Free hosphorus contents in top glass layer(%): 0% Number of Transistors in Device 120 million Number of Gates in Device 40 million Generic rocess Technology/Design Rule (µ-drawn): CMOS, 13M, 6T, 0.15 µm Gate Oxide Material/Thickness (MOS): Name/Location of Die Fab (prime) Facility: Die Fab Line ID/Wafer rocess ID: SiO2, 26Å ± 2Å TSMC, Taiwan TSMC, 015um Technology ACKAGE AVAILABILITY ACKAGE ASSEMBLY SITE FACILITY 119-ball FBGA 100-pin TQF ASE SIL Note: ackage Qualification details upon request
4 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 4 of 8 MAJOR ACKAGE INFORMATION USED IN THIS QUALIFICATION ackage Designation: A100 ackage Outline, Type, or Name: 100-pin, Thin Quad Flat ack (TQF) Mold Compound Name/Manufacturer: Hitachi CEL9200 Mold Compound Flammability Rating: V-O per UL94 Oxygen Rating Index: >28% Lead Frame Material: Copper Lead Finish, Composition / Thickness: Solder lated, 85%Sn, 15%b Die Backside reparation Method/Metallization: N/A Die Separation Method: Wafer Saw Die Attach Method: Epoxy Die Attach Supplier: Ablebond Die Attach Material: 8355F Bond Diagram Designation Wire Bond Method: Thermosonic Wire Material/Size: Au, 1.2um Thermal Resistance Theta JA C/W: 45 C/W ackage Cross Section Yes/No: N/A Assembly rocess Flow: (FL-2800 / ) Name/Location of Assembly (prime) facility: SIL ELECTRICAL TEST / FINISH DESCRITION Test Location: Cypress, USA / CHIMOS Fault Coverage: 100%
5 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 5 of 8 RELIABILITY TESTS ERFORMED ER SECIFICATION REQUIREMENT Stress/Test High Temperature Operating Life Early Failure Rate Test Condition (Temp/Bias) Dynamic Operating Condition, Vcc Max = 3.8V, 125 C Result /F High Temperature Operating Life Latent Failure Rate Dynamic Operating Condition, Vcc Max=3.8V, 150 C High Temperature Steady State Life Static Operating Condition, Vcc Max=3.63V, 150 C High Accelerated Saturation Test 130 C, 3.63V,85%RH (HAST) recondition: JESD22 Moisture Sensitivity MSL Hrs, 30C/60%RH+3IR-Reflow, 235 C+5, 0 C Temperature Cycle MIL-STD-883C, Method 1010, Condition C, -65 C to 150 C recondition: JESD22 Moisture Sensitivity MSL 3 ressure Cooker 192 Hrs, 30C/60%RH+3IR-Reflow, 235 C+5, 0 C 121 C, 100%RH recondition: JESD22 Moisture Sensitivity MSL Hrs, 30C/60%RH+3IR-Reflow, 235 C+5, 0 C High Temperature Storage 150 C ± 5 C no bias Electrostatic Discharge Human Body Model (ESD-HBM) Electrostatic Discharge Charge Device Model (ESD-CDM) Age Bond Strength 1,500V MIL-STD-883, Method V Cypress Spec C, 4HRS MIL-STD-883, Method SEM Analysis MIL-STD-883, Method / Cypress Spec Low Temperature Operating Life -30ºC, 4.3V, 8MHZ Acoustic Microscopy, MSL 3 Cypress Spec Current Density Cypress Spec Static Latchup 125ºC, 10V, ± 300mA In accordance with JEDEC 17. Cypress Spec
6 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 6 of 8 RELIABILITY FAILURE RATE SUMMARY Stress/Test Device Tested/ Device Hours # Fails Activation Energy Thermal AF 4 Failure Rate High Temperature Operating Life 3,007 1 N/A N/A 333 M Early Failure Rate 1 High Temperature Operating Life 1,2 Long Term Failure Rate 583,320 DHRs FIT 1 A production burn-in of 15 Hrs at 125 C, 3.8V is required for the product. 2 Assuming an ambient temperature of 55 C and a junction temperature rise of 15 C. 3 Chi-squared 60% estimations used to calculate the failure rate.. 4 Thermal Acceleration Factor is calculated from the Arrhenius equation AF = exp E k A 1 T T1 where: EA =The Activation Energy of the defect mechanism. k = Boltzmann's constant = 8.62x10-5 ev/kelvin. T1 is the junction temperature of the device under stress and T2 is the junction temperature of the device at use conditions.
7 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 7 of 8 Reliability Test Data QT #: Device Fab Lot # Assy Lot # Ass Loc Duration Samp Rej Failure Mechanism HIGH TEM DYNAMIC OERATING LIFE-EARLY FAILURE RATE (125C, 3.8V, Vcc Max) CY7C1380B-AC (7C1380B) C80453 C80453AB SIL METAL2 DEFECT CY7C1380B-AC (7C1380B) C80457 C80453CA SIL CY7C1380B-AC (7C1380B) C80476 C80476AA SIL HIGH TEM DYNAMIC OERATING LIFE-LATENT FAILURE RATE (150C, 3.8V, Vcc Max) CY7C1380B-AC (7C1380B) C80453 C80453AB SIL CY7C1380B-AC (7C1380B) C80453 C80453AB SIL VIA/CONTAC SIKING CY7C1380B-AC (7C1380B) C80457 C80453CA SIL CY7C1380B-AC (7C1380B) C80457 C80453CA SIL METAL RESIDUE CY7C1380B-AC (7C1380B) C80476 C80476AA SIL CY7C1380B-AC (7C1380B) C80476 C80476AA SIL ESD-CHARGE DEVICE MODEL (200V) CY7C1380B-AC (7C1380B) C80458 C80458AA SIL COM 9 0 CY7C1380B-AC (7C1380B) C80453 C80453AB SIL COM 9 0 CY7C1380B-AC (7C1380B) C80457 C80457CA SIL COM 9 0 ESD-HUMAN BODY CIRCUIT ER MIL STD 883, METHOD 3015 (1,500V) CY7C1380B-AC (7C1380B) C80458 C80458AA SIL COM 9 0 CY7C1380B-AC (7C1380B) C80453 C80453AB SIL COM 9 0 CY7C1380B-AC (7C1380B) C80457 C80457CA SIL COM 9 0 DYNAMIC LATCH-U TESTING (2.65V) CY7C1380B-AC (7C1380B) C80453 C80453AB SIL COM 3 0 STATIC LATCH-U TESTING (125C, 10V, +/300mA) CY7C1380B-AC (7C1380B) C80458 C80458AA SIL COM 3 0 CY7C1380B-AC (7C1380B) C80453 C80453AB SIL COM 3 0 CY7C1380B-AC (7C1380B) C80457 C80457CA SIL C0M 3 0 ACOUSTIC-MSL3 CY7C1380B-AC (7C1380B) C80458 C80458AA SIL COM 15 0 CY7C1380B-AC (7C1380B) C80453 C80453AB SIL COM 15 0 CY7C1380B-AC (7C1380B) C80457 C80457CA SIL COM 15 0 AGE BOND STRENGTH CY7C1380B-AC (7C1380B) C80458 C80458AA SIL COM 3 0 CY7C1380B-AC (7C1380B) C80453 C80458AB SIL COM 3 0 CY7C1380B-AC (7C1380B) C80457 C80457CA SIL COM 3 0
8 Cypress Semiconductor QT # V, Meg, Synchronous SRAM age 8 of 8 Reliability Test Data QT #: Device Fab Lot # Assy Lot # Ass Loc Duration Samp Rej Failure Mechanism HIGH TEMERATURE STORAGE, LASTIC, 150C CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80458 C80458AA SIL HIGH TEM STEADY STATE LIFE TEST (150C, 3.63V, Vcc MAX) CY7C1380B-AC (7C1380B) C80453 C80453AB SIL CY7C1380B-AC (7C1380B) C80453 C80453AB SIL RESSURE COOKER TEST (121C, 100%RH), RE COND 192 HR 30C/60%RH CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80453 C80453AB SIL CY7C1380B-AC (7C1380B) C80457 C80457CA SIL HI-ACCEL SATURATION TEST (130C, 85%RH, 3.63V), RE COND 192 HR 30C/60%RH CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80453 C80453AB SIL CY7C1380B-AC (7C1380B) C80457 C80457CA SIL TC COND. C -65C TO 150C, RECONDITION 192 HRS 30C/60%RH (MSL3) CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80453 C80453AB SIL CY7C1380B-AC (7C1380B) C80453 C80453AB SIL CY7C1380B-AC (7C1380B) C80457 C80457CA SIL CY7C1380B-AC (7C1380B) C80453 C80453CA SIL CY7C1380B-AC (7C1380B) C80453 C80453CA SIL LOW TEMERATURE OERATING LIFE (-30C, 4.3V) CY7C1380B-AC (7C1380B) C80458 C80458AA SIL CY7C1380B-AC (7C1380B) C80458 C80458AA SIL
1-Mbit (128K x 8) Static RAM
1-Mbit (128K x 8) Static RAM Features Pin- and function-compatible with CY7C109B/CY7C1009B High speed t AA = 10 ns Low active power I CC = 80 ma @ 10 ns Low CMOS standby power I SB2 = 3 ma 2.0V Data Retention
1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
HA-5104/883. Low Noise, High Performance, Quad Operational Amplifier. Features. Description. Applications. Ordering Information. Pinout.
HA5104/883 April 2002 Features This Circuit is Processed in Accordance to MILSTD 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. Low Input Noise Voltage Density at 1kHz. 6nV/ Hz (Max)
PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
Introduction. Development of the AQEC Standard
Texas Instruments Incorporated Post Office Box 84 Sherman, Texas 75090 6412 Highway 75 South Sherman, Texas 75090 (903) 868-7111 Implementation of Aerospace Qualified Electronic Component Requirements
HI-200, HI-201. Features. Dual/Quad SPST, CMOS Analog Switches. Applications. Ordering Information. Functional Diagram FN3121.9
Data Sheet FN3121.9 Dual/Quad SPST, CMOS Analog Switches HI-200/HI-201 (dual/quad) are monolithic devices comprising independently selectable SPST switches which feature fast switching speeds (HI-200 240ns,
Reliability Monitor Report
Reliability Monitor Report High Temperature Operating Life Data Retention Bake Temperature Cycle Temperature & Humidity Bias/ HAST Steam Pressure Pot Second QUARTER 2011 ATMEL PROPRIETARY Table of Contents
Failure Analysis (FA) Introduction
Failure Analysis (FA) Introduction (IC ) Tung-Bao Lu 1 of 29 Structure of conventional package gold wire leadframe chip EMC die-pad Failure Classification Physical Failure (Structure) - Popcorn - Delamination
Reliability Stress Test Descriptions
1. Solder Reflow Preconditioning (PRECON): The preconditioning stress sequence is performed for the purpose of evaluating the capability of semiconductor devices to withstand the stresses imposed by a
Failure Analysis (FA) Introduction
Failure Analysis (FA) Introduction (III - Reliability ) Tung-Bao Lu 1 of 23 Reliability Stress Stress Reliability Geberal Condition Temperature Humidity Electrical Others Precondition Baking/L3/Reflowing
4-Mbit (256K x 16) Static RAM
4-Mbit (256K x 16) Static RAM Features Pin- and function-compatible with CY7C1041CV33 High speed t AA =10 ns Low active power I CC = 90 ma @ 10 ns (Industrial) Low CMOS standby power I SB2 = 10 ma 2.0
Flip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
SDC15. TVS Diode Array for ESD Protection of 12V Data and Power Lines. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics
Description The SDC15 transient voltage suppressor (TVS) is designed to protect components which are connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD),
Power Resistor Thick Film Technology
Power Resistor Thick Film Technology LTO series are the extension of RTO types. We used the direct ceramic mounting design (no metal tab) of our RCH power resistors applied to semiconductor packages. FEATURES
23-26GHz Reflective SP4T Switch. GaAs Monolithic Microwave IC in SMD leadless package
CHS2411-QDG Description GaAs Monolithic Microwave IC in SMD leadless package The CHS2411-QDG (CHS2412-QDG, see Note) is a monolithic reflective SP4T switch in K-Band. Positive supply voltage only is required.
4-Mbit (256K x 16) Static RAM
4-Mbit (256K x 16) Static RAM Features Pin equivalent to CY7C1041BV33 Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive: 40 C to 125 C High speed t AA = 10 ns Low active power
Winbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level
LCDA12C-8 and LCDA15C-8
ROTECTION RODUCTS Descrition The LCDAxxC-8 has been secifically designed to rotect sensitive comonents which are connected to data and transmission lines from over voltages caused by electrostatic discharge
Excerpt Direct Bonded Copper
xcerpt irect Bonded Copper Presented by ouglas C. Hopkins, Ph.. 312 Bonner Hall University at Buffalo Buffalo, Y 14620-1900 607-729-9949, fax: 607-729-7129 Authors thank Curamik lectronics A member of
RJR Polymers Reliability Qualification Report RQFN55-24-A and RQFN44-12-A
Reliability Qualification Report RQFN55-24-A and RQFN44-12-A Package Qualification September 14, 2011 RJR Polymers Reliability Qualification Report RQFN55-24-A and RQFN44-12-A Table of Contents Purpose.3
SA58631. 1. General description. 2. Features. 3. Applications. 3 W BTL audio amplifier
Rev. 2 2 October 27 Product data sheet. General description 2. Features 3. Applications The is a one channel audio amplifier in an HVSON8 package. It provides power output of 3 W with an 8 Ω load at 9
N-channel enhancement mode TrenchMOS transistor
FEATURES SYMBOL QUICK REFERENCE DATA Trench technology d V DSS = V Low on-state resistance Fast switching I D = A High thermal cycling performance Low thermal resistance R DS(ON) mω (V GS = V) g s R DS(ON)
50 W Power Resistor, Thick Film Technology, TO-220
50 W Power Resistor, Thick Film Technology, TO-220 FEATURES 50 W at 25 C heatsink mounted Adjusted by sand trimming Leaded or surface mount versions High power to size ratio Non inductive element Material
Precision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
LZC-00MC40. LedEngin, Inc. High Luminous Efficacy RGB LED Emitter. Key Features. Typical Applications. Description
Key Features High Luminous Efficacy RGB LED Emitter LZC-MC4 Ultra-bright, Ultra-compact 4W RGB LED Full spectrum of brilliant colors with superior color mixing Small high density foot print 9.mm x 9.mm
28V, 2A Buck Constant Current Switching Regulator for White LED
28V, 2A Buck Constant Current Switching Regulator for White LED FP7102 General Description The FP7102 is a PWM control buck converter designed to provide a simple, high efficiency solution for driving
SiGe:C Low Noise High Linearity Amplifier
Rev. 2 21 February 2012 Product data sheet 1. Product profile 1.1 General description The is a low noise high linearity amplifier for wireless infrastructure applications. The LNA has a high input and
CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992
CD7BMS December 199 CMOS Dual J-K Master-Slave Flip-Flop Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely with
MuAnalysis. Printed Circuit Board Reliability and Integrity Characterization Using MAJIC. M. Simard-Normandin MuAnalysis Inc. Ottawa, ON, Canada
Printed Circuit Board Reliability and Integrity Characterization Using MAJIC M. Simard-Normandin Inc. Ottawa, ON, Canada Abstract The recent need to develop lead-free electrical and electronic products
One-Chip Linear Control IPS, F5106H
One-Chi Linear Control IPS, F5106H NAKAGAWA Sho OE Takatoshi IWAMOTO Motomitsu ABSTRACT In the fi eld of vehicle electrical comonents, the increasing demands for miniaturization, reliability imrovement
Reliability Handbook
Contents Integrity and Reliability Package Integrity Tests Device Reliability Tests Appendix 1 Calculations Appendix 2 Example of Failure Rate Calculation INTEGRITY AND RELIABILITY ZETEX Semiconductors
NOT RECOMMENDED FOR NEW DESIGNS
28 Volt NOT RECOMMENDED FOR NEW DESIGNS Features Attenuation 0 db from 110 khz to 0 MHz Operating temperature - to +8 C Nominal 28 V input, 0 V to 0 V operation 1.7 to A throughput current Transient suppression
RELIABILITY ASSURANCE RELIABILITY ASSURANCE PROGRAM
RELIABILITY ASSURANCE RELIABILITY ASSURANCE PROGRAM Introduction In 1981 Linear Technology Corporation was founded with the intention of becoming a world leader in high performance analog semiconductors.
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
JEDEC STANDARD Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing JESD22-A113F (Revision of JESD22A113E, March 2006) OCTOBER 2008 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
The 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
Surface Mount Multilayer Ceramic Chip Capacitors for Automotive Applications
Surface Mount Multilayer Ceramic Chip Capacitors for Automotive Applications FEATURES AEC-Q200 qualified with PPAP available Available in 0402 to 1812 body size Three dielectric materials AgPd termination
Solder Reflow Guide for Surface Mount Devices
June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
ESD9X3.3ST5G Series, SZESD9X3.3ST5G Series. Transient Voltage Suppressors Micro Packaged Diodes for ESD Protection
ESD9X3.3ST5G Series, SZESD9X3.3ST5G Series Transient Voltage Suppressors Micro Packaged Diodes for ESD Protection The ESD9X Series is designed to protect voltage sensitive components from ESD. Excellent
PDS5100H. Product Summary. Features and Benefits. Mechanical Data. Description and Applications. Ordering Information (Note 5) Marking Information
Green 5A HIGH VOLTAGE SCHOTTKY BARRIER RECTIFIER POWERDI 5 Product Summary I F V R V F MAX (V) I R MAX (ma) (V) (A) @ +25 C @ +25 C 1 5..71.35 Description and Applications This Schottky Barrier Rectifier
Axial and Radial Leaded Multilayer Ceramic Capacitors for Automotive Applications Class 1 and Class 2, 50 V DC, 100 V DC and 200 V DC
Axial and Radial Leaded Multilayer Ceramic Capacitors for Automotive Applications Class 1 and Class 2, 5 V DC, 1 V DC and 2 V DC DESIGNING For more than 2 years Vitramon has supported the automotive industry
High and Low Side Driver
High and Low Side Driver Features Product Summary Floating channel designed for bootstrap operation Fully operational to 200V Tolerant to negative transient voltage, dv/dt immune Gate drive supply range
STIEC45-xxAS, STIEC45-xxACS
Transil TVS for IEC 61000-4-5 compliance Datasheet - production data differential mode MIL STD 883G, method 3015-7 Class 3B 25 kv HBM (human body model) Resin meets UL 94, V0 MIL-STD-750, method 2026 solderability
SM712 Series 600W Asymmetrical TVS Diode Array
SM712 Series 6W Asymmetrical TVS Diode Array RoHS Pb GREEN Description The SM712 TVS Diode Array is designed to protect RS-485 applications with asymmetrical working voltages (-7V to from damage due to
Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)
VISHAY SFERNICE Resistive Products Application Note ABSTRACT On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the
Description. For Fairchild s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.
FSA2357 Low R ON 3:1 Analog Switch Features 10µA Maximum I CCT Current Over an Expanded Control Voltage Range: V IN=2.6V, V CC=4.5V On Capacitance (C ON): 70pF Typical 0.55Ω Typical On Resistance (R ON)
AP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
MMBZ52xxBLT1G Series, SZMMBZ52xxBLT3G. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount
MMBZ5xxBLTG Series, SZMMBZ5xxBLTG Series Zener Voltage Regulators 5 mw SOT Surface Mount This series of Zener diodes is offered in the convenient, surface mount plastic SOT package. These devices are designed
MASW-007070-0001TB. GaAs SPST Switch, Absorptive, Single Supply, DC-4.0 GHz. Features. Pin Configuration 1,2,3,4. Description. Ordering Information
Features Operates DC - 4 GHz on Single Supply ASIC TTL / CMOS Driver Low DC Power Consumption 50 Ohm Nominal Impedance Test Boards are Available Tape and Reel are Available Lead-Free 4 x 6 mm PQFN Package
SM6T. Transil. Features. Description. Complies with the following standards. Peak pulse power: 600 W (10/1000 µs).
Transil Features Peak pulse power: 600 W (10/1000 µs) 4 kw (8/20 µs) Breakdown voltage range: from 6.8 V to 220 V Unidirectional and bidirectional types Low leakage current: 0.2 µa at 25 C 1 µa at 85 C
Fab Site Transfer. REASON FOR CHANGE: Closure of Santa Clara Fab and Global Foundries. EXPECTED INFLUENCE ON QUALITY/RELIABILTY/PERFORMANCE: None
Product Group: Vishay Siliconix/May 20, 2014/PCN- SIL-0442014 Rev1 Fab Site Transfer DESCRIPTION OF CHANGE: For the 45M cell products listed in this notification we are changing the Fab site from Santa
SIDACtor Protection Thyristors Baseband Protection (Voice-DS1) SIDACtor Series - TO-92. Description
SIACtor Series - TO-92 RoHS Pb e3 escription SIACtor Series TO-92 are designed to protect baseband equipment such as modems, line cards, CPE and SL from damaging overvoltage transients. The series provides
CLA4607-085LF: Surface Mount Limiter Diode
DATA SHEET CLA4607-085LF: Surface Mount Limiter Diode Applications Low-loss, high-power limiters Receiver protectors Anode (Pin 1) Anode (Pin 3) Features Low thermal resistance: 55 C/W Typical threshold
Low Noise, Precision, High Speed Operational Amplifier (A VCL > 5) OP37
a FEATURES Low Noise, 80 nv p-p (0.1 Hz to 10 Hz) 3 nv/ Hz @ 1 khz Low Drift, 0.2 V/ C High Speed, 17 V/ s Slew Rate 63 MHz Gain Bandwidth Low Input Offset Voltage, 10 V Excellent CMRR, 126 db (Common-Voltage
Plastic Encapsulant Impact on Au/Al Ball Bond Intermetallic Life
Plastic Encapsulant Impact on Au/Al Ball Bond Intermetallic Life The impact of high temperature storage on Au/Al ball bonds for integrated circuits is well documented in the semiconductor industry. With
8755 W. Higgins Road Suite 500 Chicago, Illinois USA 60631. June 11, 2015. To whom it may concern:
8755 W. Higgins Road Suite 500 Chicago, Illinois USA 60631 June 11, 2015 To whom it may concern: This is to notify you that Littelfuse has accomplished a lead frame design enhancement for Thyristor TO218
POWER GOLD FOR 175 C Tj-max
POWER GOLD FOR 175 C Tj-max James J. Wang and Bob Baird Motorola Inc. Tempe, Arizona USA James.J.Wang@motorola.com ABSTRACT Automotive is requesting engine control IC to operate in 145 C ambient. Power
LC03-3.3. Low Capacitance 3.3 Volt TVS for High Speed Interfaces. PROTECTION PRODUCTS Description. Features. Applications
Descrition The LC3-3.3 transient voltage suressor is designed to rotect comonents which are connected to high seed data and telecommunication lines from voltage surges caused by lightning, electrostatic
Self Qualification Results
(ATO) Divisional Philips Semiconductors Philips Internal Report No.: RNR- 8 3-03/RdH/RdH- 2 0 3 6 QTS Report Database No.: 030692 Self Qualification Results NiPdAu lead- free solution of SO14/16/20 Products
RELIABILITY REPORT 60 2H 2015
RELIABILITY REPORT 60 2H 2015 Copyright 2016 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
Introducing Green Materials and Bill of Material change for the Cyclone II and MAX II Devices
Revision: 1.3.0 PROCESS CHANGE NOTIFICATION PCN1105 Introducing Green Materials and Bill of Material change for the Cyclone II and MAX II Devices Change Description This is an update to PCN1105; please
ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
Technical Note Uprating Semiconductors for High-Temperature Applications
Introduction Technical Note Uprating Semiconductors for High-Temperature Applications Introduction Uprating is used to evaluate a part s ability to function and perform when it is used outside of the manufacturer
LM380 Audio Power Amplifier
LM380 Audio Power Amplifier General Description The LM380 is a power audio amplifier for consumer application. In order to hold system cost to a minimum, gain is internally fixed at 34 db. A unique input
Technical Note. NOR Flash Cycling Endurance and Data Retention. Introduction. TN-12-30: NOR Flash Cycling Endurance and Data Retention.
Technical Note TN-12-30: NOR Flash Cycling Endurance and Data Retention Introduction NOR Flash Cycling Endurance and Data Retention Introduction NOR Flash memory is subject to physical degradation that
DISCRETE SEMICONDUCTORS DATA SHEET
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 23 2001 Oct 10 FEATURES High current (max. 1 A) Low voltage (max. 80 V). APPLICATIONS Audio and video amplifiers. PINNING
logic level for RCD/ GFI/ LCCB applications
logic level for RCD/ GFI/ LCCB applications BT68W series GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated, sensitive gate SYMBOL PARAMETER MAX. MAX. MAX. MAX. UNIT thyristors in a plastic envelope
IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC 61000-4-2 level 4. 1.1 General description. 1.2 Features. 1.
Rev. 01 16 April 2009 Product data sheet 1. Product profile 1.1 General description The is designed to protect Input/Output (I/O) USB 2.0 ports, that are sensitive to capacitive loads, from being damaged
logic level for RCD/ GFI/ LCCB applications
logic level for RCD/ GFI/ LCCB applications BT68GW GENERL DESCRIPTION QUICK REFERENCE DT Passivated, sensitive gate thyristor in a plastic SYMBOL PRMETER MX. UNIT envelope suitable for surface mounting,
MC74AC138, MC74ACT138. 1-of-8 Decoder/Demultiplexer
-of-8 Decoder/Demultiplexer The MC74AC38/74ACT38 is a high speed of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK v2.71 HMC42ST8 / 42ST8E AMPLIFIER,.4-2.2
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY Kyaw Ko Lwin*, Daniel Ting Lee Teh, Carolyn Epino Tubillo, Jun Dimaano, Ang
STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, ADJUSTABLE ANALOG CONTROLLER, MONOLITHIC SILICON 5962-09233
REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 PMIC N/A MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE
1.5KE6.8A thru 1.5KE540A, 1N6267A thru 1N6303A. TRANSZORB Transient Voltage Suppressors. Vishay General Semiconductor. www.vishay.
TRANSZORB Transient Voltage Suppressors Case Style.5KE FEATURES Glass passivated chip junction Available in uni-directional and bi-directional 500 W peak pulse power capability with a /0 μs waveform, repetitive
GaN IC Die Handling, Assembly and Testing Techniques
GaN IC Die Handling, Assembly and Testing Techniques Page 1 of 9 1. Scope This document describes the storage and handling requirements for GaN IC chips. It also describes recommended assembly and testing
74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer
Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually
Xilinx Advanced Packaging
Xilinx Advanced Packaging Electronic packages are the interconnect housings for semiconductor devices. They provide electrical interconnections between the IC and the board, and they efficiently remove
74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter
Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
MADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.
Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over
V OUT. I o+ & I o- (typical) 2.3A & 3.3A. Package Type
July 25 th, 2012 Automotive Grade AUIRS4427S DUAL LOW SIDE DRIVER Features Gate drive supply range from 6 V to 20 V CMOS Schmitt-triggered inputs 3.3V and 5V logic compatible Two independent gate drivers
MADP-000504-10720T. Non Magnetic MELF PIN Diode
MADP-54-172T Features High Power Handling Low Loss / Low Distortion Leadless Low Inductance MELF Package Non-Magnetic Surface Mountable RoHS Compliant MSL 1 Package Style 172 Dot Denotes Cathode Description
Features. Symbol JEDEC TO-220AB
Data Sheet June 1999 File Number 2253.2 3A, 5V,.4 Ohm, N-Channel Power MOSFET This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching
AP1509. 150KHz, 2A PWM BUCK DC/DC CONVERTER. Description. Pin Assignments V IN. Applications. Features. (Top View) GND GND. Output AP1509 GND GND
Description Pin Assignments The series are monolithic IC designed for a stepdown DC/DC converter, and own the ability of driving a 2A load without additional transistor. It saves board space. The external
P-Channel 20 V (D-S) MOSFET
Si30CDS P-Channel 0 V (D-S) MOSFET MOSFET PRODUCT SUMMARY V DS (V) R DS(on) ( ) I D (A) a Q g (Typ.) - 0 0. at V GS = - 4.5 V - 3. 0.4 at V GS = -.5 V -.7 3.3 nc TO-36 (SOT-3) FEATURES Halogen-free According
MAAD-007084-0001TB. Digital Attenuator 15.5 db, 5-Bit, TTL Driver, DC-2.0 GHz Rev. V2. Features. Schematic with Off-Chip Components.
MAAD-007084-00000 5.5, 5-Bit, TTL Driver, DC-2.0 GHz Rev. 2 Features Attenuation: 0.5 Steps to 5.5 Low DC Power Consumption Integral TTL Driver 50 ohm Impedance Test Boards are Available Tape and Reel
Features. Case: TO-220-3 (2), TO-220F-3 (Option 1), TO-252-2 (1) and TO- 263-2 Power Management Instrumentation
HIGH VOLTAGE POWER SCHOTTKY RECTIFIER Product Summary V F (MAX) (V) I R (MAX) (ma) V RRM (V) I O (A) @ +25 C @ +25 C 100 2x10 0.85 0.1 Description High voltage dual Schottky rectifier suited for switch
Hex buffer with open-drain outputs
Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
IPC/JEDEC J-STD-020C. Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices
IPC/JEDEC J-STD-020C Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices Proposed Standard for Ballot January 2004 1 PURPOSE The purpose of this standard is to
SM Series 400W TVS Diode Array
General Purpose ESD Protection - SM5 through SM3 SM Series W TVS Diode Array RoHS Pb GREEN Description The SM series TVS Diode Array is designed to protect sensitive equipment from damage due to electrostatic
Data Sheet. Nationstar LED
Data Sheet Nationstar LED 1 Table of Contents General Informations:... 3 Electrical and Flux Characteristics... 3 Color Wavelength Diagram:... 6 Mechanical Dimensions:... 7 Electrical Connection:... 7
Electromechanical Relays - Frequently Asked Questions
Electromechanical Relays - Frequently Asked Questions Q: What is the contact carry rating? A: Our EMR are capable of hot switching 28W load plus 100 cycles of overload condition at 56W. Therefore at a
74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
2N4921G, 2N4922G, 2N4923G. Medium-Power Plastic NPN Silicon Transistors 1.0 AMPERE GENERAL PURPOSE POWER TRANSISTORS 40 80 VOLTS, 30 WATTS
,, Medium-Power Plastic NPN Silicon Transistors These highperformance plastic devices are designed for driver circuits, switching, and amplifier applications. Features Low Saturation Voltage Excellent
256K (32K x 8) Static RAM
256K (32K x 8) Static RAM Features High speed: 55 ns and 70 ns Voltage range: 4.5V 5.5V operation Low active power (70 ns, LL version) 275 mw (max.) Low standby power (70 ns, LL version) 28 µw (max.) Easy
Customer Service Note Lead Frame Package User Guidelines
Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design
Compliant Terminal Technology Summary Test Report
Engineering Report ER04100 October 5th, 2004 Revision A Copyright Autosplice Inc., September 2004 Table of Contents Summary Overview 3 Compliant Terminal Specifications 3 Test Plan 4 Test Conditions 4
CLA Series: Silicon Limiter Diode Bondable Chips
DATA SHEET CLA Series: Silicon Limiter Diode Bondable Chips Applications LNA receiver protection Commercial and defense radar Features Established Skyworks limiter diode process High-power, mid-range,
No. 3, Gongye E. 3rd Road, Hsinchu Science Park, Hsinchu 30075, Taiwan TEL:886-3-565-8800. Lextar.com 50W-100W COB LED. Updated on 2012/010/11
Lextar.com 50W-100W COB LED Updated on 2012/010/11 Approval Sheet 50W COB LED Product Specification Product COB Part Number PB50H01 Customer Issue Date 2012/10 Feature LED COB Dice Technology : InGaN High
AP1506. 150KHz, 3A PWM BUCK DC/DC CONVERTER. Pin Assignments. Description. Features. Applications. ( Top View ) 5 SD 4 FB 3 Gnd 2 Output 1 V IN
Description Pin Assignments The series are monolithic IC designed for a stepdown DC/DC converter, and own the ability of driving a 3A load without external transistor. Due to reducing the number of external
Introduction to the Plastic Ball Grid Array (PBGA)
Introduction to the Plastic Ball Grid Array (PBGA) Q1, 2008 Terry Burnette Dec. 15, 2005 Presentation Outline PBGA Introduction and Package Description PC Board Design for PBGA PBGA Assembly PBGA Solder