CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992
|
|
- Myles Chandler
- 7 years ago
- Views:
Transcription
1 CD7BMS December 199 CMOS Dual J-K Master-Slave Flip-Flop Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely with Clock Level Either High or Low Medium Speed Operation - 1MHz (typ.) Clock Toggle Rate at Standardized Symmetrical Output Characteristics Q Q OCK RESET K VDD Q1 Q1 OCK 1 RESET 1 1% Tested For Quiescent Current at V J 11 K1 Maximum Input Current of 1µA at 1V Over Full Package-Temperature Range; - 1nA at 1V and +5 o C SET VSS J1 SET 1 Noise Margin (Over Full Package Temperature Range): - 1V at VDD = 5V - V at VDD = -.5V at VDD = 15V Functional Diagram 5V, and 15V Parametric Ratings Meets All Requirements of JEDEC Tentative Standard No. 13B, Standard Specifications for Description of B Series CMOS Devices Applications SET 1 J1 K1 OCK F/F1 VDD Q1 Q1 Registers, Counters, Control Circuits RESET1 SET 1 7 Description J 1 Q CD7BMS is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K masterslave flip-flops. Each flip-flop has provisions for individual J, K, Set Reset, and Clock input signals. Buffered Q and Q signals are provided as outputs. This input-output arrangement provides for compatible operation with the Intersil CD13B dual D type flip-flop. K OCK RESET 5 3 F/F VSS Q The CD7BMS is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flipflop; changes in the flip-flop state are synchronous with the positive-going transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input. The CD7BMS is supplied in these 1-lead outline packages: Braze Seal DIP HT Frit Seal DIP H1E Ceramic Flatpack HW CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1--INTERSIL or Copyright Intersil Corporation File Number 33
2 Specifications CD7BMS Absolute Maximum Ratings DC Supply Voltage Range, (VDD) V to +V (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs V to VDD +.5V DC Input Current, Any One Input ±1mA Operating Temperature Range to +15 o C Package Types D, F, K, H Storage Temperature Range (TSTG) o C to +15 o C Lead Temperature (During Soldering) o C At Distance 1/1 ± 1/3 Inch (1.59mm ±.79mm) from case for 1s Maximum Reliability Information Thermal Resistance θ ja θ jc Ceramic DIP and FRIT Package..... o C/W o C/W Flatpack Package o C/W o C/W Maximum Package Power Dissipation (PD) at +15 o C For TA = to +1 o C (Package Type D, F, K) mW For TA = +1 o C to +15 o C (Package Type D, F, K).....Derate Linearity at 1mW/ o C to mw Device Dissipation per Output Transistor mW For TA = Full Package Temperature Range (All Package Types) Junction Temperature o C TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A PARAMETER SYMBOL CONDITIONS (NOTE 1) SUBGROUPS TEMPERATURE MIN MAX UNITS Supply Current IDD VDD = V, VIN = VDD or GND 1 +5 o C - µa +15 o C - µa VDD = 1V, VIN = VDD or GND 3 - µa Input Leakage Current IIL VIN = VDD or GND VDD = 1 +5 o C -1 - na +15 o C -1 - na VDD = 1V na Input Leakage Current IIH VIN = VDD or GND VDD = 1 +5 o C - 1 na +15 o C - 1 na VDD = 1V 3-1 na Output Voltage VOL15 VDD = 15V, No Load 1,, 3 +5 o C, +15 o C, - 5 mv Output Voltage VOH15 VDD = 15V, No Load (Note 3) 1,, 3 +5 o C, +15 o C, V Output Current (Sink) IOL5 VDD = 5V, VOUT =.V 1 +5 o C.53 - ma Output Current (Sink) IOL1 VDD =, VOUT =.5V 1 +5 o C 1. - ma Output Current (Sink) IOL15 VDD = 15V, VOUT = 1.5V 1 +5 o C ma Output Current (Source) IOH5A VDD = 5V, VOUT =.V 1 +5 o C ma Output Current (Source) IOH5B VDD = 5V, VOUT =.5V 1 +5 o C ma Output Current (Source) IOH1 VDD =, VOUT = 9.5V 1 +5 o C ma Output Current (Source) IOH15 VDD = 15V, VOUT = 13.5V 1 +5 o C ma N Threshold Voltage VNTH VDD =, ISS = -1µA 1 +5 o C V P Threshold Voltage VPTH VSS = V, IDD = 1µA 1 +5 o C.7. V Functional F VDD =.V, VIN = VDD or GND 7 +5 o C VOH > VOL < V VDD = V, VIN = VDD or GND 7 +5 o C VDD/ VDD/ VDD = 1V, VIN = VDD or GND A +15 o C VDD = 3V, VIN = VDD or GND B Input Voltage Low VIL VDD = 5V, VOH >.5V, VOL <.5V 1,, 3 +5 o C, +15 o C, V (Note ) Input Voltage High (Note ) VIH VDD = 5V, VOH >.5V, VOL <.5V 1,, 3 +5 o C, +15 o C, V Input Voltage Low (Note ) Input Voltage High (Note ) NOTES: VIL VIH VDD = 15V, VOH > 13.5V, VOL < 1.5V VDD = 15V, VOH > 13.5V, VOL < 1.5V 1. All voltages referenced to device GND, 1% testing being implemented.. Go/No Go test with limits applied to inputs. 1,, 3 +5 o C, +15 o C, - V 1,, 3 +5 o C, +15 o C, 11 - V 3. For accuracy, voltage is measured differentially to VDD. Limit is.5v max. 7-71
3 Specifications CD7BMS TABLE. AC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A PARAMETER SYMBOL CONDITIONS (NOTE 1, ) SUBGROUPS TEMPERATURE MIN MAX UNITS Propagation Delay TPHL1 VDD = 5V, VIN = VDD or GND 9 +5 o C - 3 ns Clock To Q, Q TPLH1 1, o C, - 5 ns Propagation Delay TPLH VDD = 5V, VIN = VDD or GND 9 +5 o C - 3 ns Set To Q Reset To Q 1, o C, - 5 ns Propagation Delay TPHL3 VDD = 5V, VIN = VDD or GND 9 +5 o C - ns Set To Q, Reset To Q 1, o C, - 5 ns Transition Time TTLH VDD = 5V, VIN = VDD or GND 9 +5 o C - ns TTHL 1, o C, - 7 ns Maximum Clock Input F VDD = 5V, VIN = VDD or GND 9 +5 o C MHz Frequency 1, o C, 3.5/ MHz NOTES: 1. VDD = 5V, = 5pF, RL = K. and +15 o C limits guaranteed, 1% testing being implemented. TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD VDD = 5V, VIN = VDD or GND 1,, +5 o C - 1 µa +15 o C - 3 µa VDD =, VIN = VDD or GND 1,, +5 o C - µa +15 o C - µa VDD = 15V, VIN = VDD or GND 1,, +5 o C - µa +15 o C - 1 µa Output Voltage VOL VDD = 5V, No Load 1, +5 o C, +15 o C, - 5 mv Output Voltage VOL VDD =, No Load 1, +5 o C, +15 o C, Output Voltage VOH VDD = 5V, No Load 1, +5 o C, +15 o C, Output Voltage VOH VDD =, No Load 1, +5 o C, +15 o C, - 5 mv.95 - V V Output Current (Sink) IOL5 VDD = 5V, VOUT =.V 1, +15 o C.3 - ma. - ma Output Current (Sink) IOL1 VDD =, VOUT =.5V 1, +15 o C.9 - ma 1. - ma Output Current (Sink) IOL15 VDD = 15V, VOUT = 1.5V 1, +15 o C. - ma. - ma Output Current (Source) IOH5A VDD = 5V, VOUT =.V 1, +15 o C ma - -. ma Output Current (Source) IOH5B VDD = 5V, VOUT =.5V 1, +15 o C ma - -. ma Output Current (Source) IOH1 VDD =, VOUT = 9.5V 1, +15 o C ma ma 7-7
4 Specifications CD7BMS TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE Output Current (Source) IOH15 VDD =15V, VOUT = 13.5V 1, +15 o C - -. ma - -. ma Input Voltage Low VIL VDD =, VOH > 9V, VOL < 1V 1, +5 o C, +15 o C, - 3 V Input Voltage High VIH VDD =, VOH > 9V, VOL < 1V 1, +5 o C, +15 o C, Propagation Delay Clock To Q, Q Propagation Delay Set To Q, Reset To Q Propagation Delay Set To Q, Reset To Q Transition Time Maximum Clock Input Frequency Toggle Mode Input TR, TF = 5ns Minimum Data Setup Time Minimum Set or Reset Pulse Width Minimum Clock Pulse Width TPHL1 TPLH1 7 - V VDD = 1,, 3 +5 o C - 13 ns VDD = 15V 1,, 3 +5 o C - 9 ns TPLH VDD = 1,, 3 +5 o C - 13 ns VDD = 15V 1,, 3 +5 o C - 9 ns TPHL3 VDD = 1,, 3 +5 o C - 17 ns VDD = 15V 1,, 3 +5 o C - 1 ns TTHL VDD = 1,, 3 +5 o C - 1 ns TTLH VDD = 15V 1,, 3 +5 o C - ns F VDD = 1,, 3 +5 o C - MHz VDD = 15V 1,, 3 +5 o C 1 - MHz TS VDD = 5V 1,, 3 +5 o C - ns VDD = 1,, 3 +5 o C - 75 ns VDD = 15V 1,, 3 +5 o C - 5 ns TW VDD = 5V 1,, 3 +5 o C - 1 ns VDD = 1,, 3 +5 o C - ns VDD = 15V 1,, 3 +5 o C - 5 ns TW VDD = 5V 1,, 3 +5 o C - 1 ns VDD = 1,, 3 +5 o C - ns VDD = 15V 1,, 3 +5 o C - ns Clock Input Rise Or Fall TR VDD = 5V 1,, 3, +5 o C - 5 µs Time (Note 5) TF VDD = 1,, 3, +5 o C - 5 µs VDD = 15V 1,, 3, +5 o C - µs Input Capacitance CIN 1, +5 o C pf NOTES: 1. All voltages referenced to device GND.. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics. 3. = 5pF, RL = K, Input TR, TF < ns.. If more than one unit is cascaded in a parallel clocked operation, tr should be made less than or equal to the sum of the fixed propagation delay time at 15pF and the transition time of the output driving stage for the estimated capacitive load. MIN MAX UNITS TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD VDD = V, VIN = VDD or GND 1, +5 o C µa 7-73
5 Specifications CD7BMS N Threshold Voltage VNTH VDD =, ISS = -1µA 1, +5 o C V N Threshold Voltage VTN VDD =, ISS = -1µA 1, +5 o C - ±1 V Delta P Threshold Voltage VTP VSS = V, IDD = 1µA 1, +5 o C.. V P Threshold Voltage VTP VSS = V, IDD = 1µA 1, +5 o C - ±1 V Delta Functional F VDD = 1V, VIN = VDD or GND VDD = 3V, VIN = VDD or GND 1 +5 o C VOH > VDD/ Propagation Delay Time TPHL TPLH NOTES: TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE 1. All voltages referenced to device GND.. = 5pF, RL = K, Input TR, TF < ns. VOL < VDD/ VDD = 5V 1,, 3, +5 o C x +5 o C Limit 3. See Table for +5 o C limit.. Read and Record MIN MAX UNITS V ns TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +5 O C PARAMETER SYMBOL DELTA LIMIT Supply Current - MSI-1 IDD ±.µa Output Current (Sink) IOL5 ± % x Pre-Test Reading Output Current (Source) IOH5A ± % x Pre-Test Reading TABLE. APPLICABLE SUBGROUPS CONFORMANCE GROUP MIL-STD-3 METHOD GROUP A SUBGROUPS READ AND RECORD Initial Test (Pre Burn-In) 1% 5 1, 7, 9 IDD, IOL5, IOH5A Interim Test 1 (Post Burn-In) 1% 5 1, 7, 9 IDD, IOL5, IOH5A Interim Test (Post Burn-In) 1% 5 1, 7, 9 IDD, IOL5, IOH5A PDA (Note 1) 1% 5 1, 7, 9, Deltas Interim Test 3 (Post Burn-In) 1% 5 1, 7, 9 IDD, IOL5, IOH5A PDA (Note 1) 1% 5 1, 7, 9, Deltas Final Test 1% 5, 3, A, B, 1, 11 Group A Sample 55 1,, 3, 7, A, B, 9, 1, 11 Group B Subgroup B-5 Sample 55 1,, 3, 7, A, B, 9, 1, 11, Deltas Subgroups 1,, 3, 9, 1, 11 Subgroup B- Sample 55 1, 7, 9 Group D Sample 55 1,, 3, A, B, 9 Subgroups 1, 3 NOTE: 1. 5% Parameteric, 3% Functional; Cumulative for Static 1 and. TABLE 7. TOTAL DOSE IRRADIATION MIL-STD-3 TEST READ AND RECORD CONFORMANCE GROUPS METHOD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD Group E Subgroup 55 1, 7, 9 Table 1, 9 Table 7-7
6 CD7BMS TABLE. BURN-IN AND IRRADIATION TEST CONNECTIONS OSCILLATOR FUNCTION OPEN GROUND VDD 9V ± -.5V 5kHz 5kHz Static Burn-In 1 1,, 1, Note 1 Static Burn-In 1,, 1, , 9-13, 1 Note 1 Dynamic Burn- -, 7-9, 1 5,, 1, 11, 1 1, 1, 15 3, 13 In Note Irradiation 1,, 1, , 9-13, 1 Note 3 NOTE: 1. Each pin except VDD and GND will have a series resistor of 1K ± 5%, VDD = 1V ±.5V. Each pin except VDD and GND will have a series resistor of.75k ± 5%, VDD = 1V ±.5V 3. Each pin except VDD and GND will have a series resistor of 7K ± 5%; Group E, Subgroup, sample size is dice/wafer, failures, VDD = ±.5V Logic Diagram RESET *(1) J *(1) K *5(11) p TG n MASTER p TG n SLAVE Q (1) Q 1(15) p TG n p TG n SET *7(9) VDD *3(13) OCK * ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK VSS LOGIC DIAGRAM AND TRUTH TABLE FOR CD7BMS (ONE OF TWO IDENTICAL J-K FLIP-FLOPS) TRUTH TABLE PRESENT STATE NEXT STATE INPUTS OUTPUT OUTPUTS J K S R Q * Q Q 1 X 1 X 1 1 X 1 X X X X No Change X X 1 X X 1 X X 1 X X 1 X X 1 1 X X 1 1 Logic 1 = High Level Logic = Low Level * = Level change X = Don t care 7-75
7 CD7BMS Typical Performance Characteristics OUTPUT LOW (SINK) CURRENT (IOL) (ma) GATE-TO-SOURCE VOLTAGE (VGS) = 15V 5V OUTPUT LOW (SINK) CURRENT (IOL) (ma) GATE-TO-SOURCE VOLTAGE (VGS) = 15V 5V DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE 1. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. MINIMUM N OUTPUT LOW (SINK) CURRENT CHARACTERISTICS DRAIN-TO-SOURCE VOLTAGE (VDS) (V) GATE-TO-SOURCE VOLTAGE (VGS) = -5V - -15V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) DRAIN-TO-SOURCE VOLTAGE (VDS) (V) GATE-TO-SOURCE VOLTAGE (VGS) = -5V - -15V OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) FIGURE 3. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS DISSIPATION PER DEVICE (PD) (µw) CD = 15pF = 5pF SUPPLY VOLTAGE (VDD) = 15V INPUT tr = tf = ns INPUT FREQUENCY (fi) (Hz) FIGURE 5. TYPICAL POWER DISSIPATION vs FREQUENCY 5V FIGURE. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS PROPAGATION DELAY TIME (tphl, tplh) (ns) SUPPLY VOLTAGE (VDD) = 5V 15V 1 LOAD CAPACITANCE () (pf) FIGURE. TYPICAL PROPAGATION DELAY TIME vs LOAD CAPACITANCE (OCK OR SET TO Q, OCK OR RESET TO Q) 7-7
8 CD7BMS Typical Performance Characteristics (Continued) PROPAGATION DELAY TIME (tphl, tplh) (ns) SUPPLY VOLTAGE (VDD) = 5V 15V OCK FREQUENCY (f) (MHz) trl tf = 5ns = 5pF 1 LOAD CAPACITANCE () (pf) FIGURE 7. TYPICAL PROPAGATION DELAY TIME vs LOAD CAPACITANCE (SET TO Q, OR RESET TO Q) SUPPLY VOLTAGE (VDD) (V) FIGURE. TYPICAL MAXIMUM OCK FREQUENCY vs SUPPLY VOLTAGE (TOGGLE MODE) Chip Dimensions and Pad Layout METALLIZATION: PASSIVATION: BOND PADS: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (1-3 inch) Thickness: 11kÅ 1kÅ, AL. 1.kÅ - 15.kÅ, Silane. inches X. inches MIN DIE THICKNESS:.19 inches -.1 inches All Intersil semiconductor products are manufactured, assembled and tested under ISO9 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site 77
HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP
DUAL-J-K MASTER-SLAVE FLIP-FLOP. SET-RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINITELY WITH CLOCK LEVEL EITHER HIGH OR LOW MEDIUM SPEED OPERATION - 16MHz (typ. clock toggle rate
More informationHA-5104/883. Low Noise, High Performance, Quad Operational Amplifier. Features. Description. Applications. Ordering Information. Pinout.
HA5104/883 April 2002 Features This Circuit is Processed in Accordance to MILSTD 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. Low Input Noise Voltage Density at 1kHz. 6nV/ Hz (Max)
More informationHCC4541B HCF4541B PROGRAMMABLE TIMER
HCC4541B HCF4541B PROGRAMMABLE TIMER 16 STAGE BINARI COUNTER LOW SYMMETRICAL OUTPUT RESISTANCE, TYPICALLY 100 OHM AT DD = 15 OSCILLATOR FREQUENCY RANGE : DC TO 100kHz AUTO OR MASTER RESET DISABLES OSCIL-
More information. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE
HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE. MEDIUM SPEED OPERATION - 8MHz (typ.) @ CL = 50pF AND DD-SS = 10. MULTI-PACKAGE PARALLEL CLOCKING FOR SYNCHRONOUS HIGH SPEED OUTPUT RES-
More informationCD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
More informationSN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic
More informationSEMICONDUCTOR TECHNICAL DATA
SEMICONDUCTOR TECHNICAL DATA The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low
More informationCD4013BC Dual D-Type Flip-Flop
CD4013BC Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors.
More informationCD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-
More informationHCC/HCF4032B HCC/HCF4038B
HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE
More informationSN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SNHC, SNHC QUADRUPLE 2-LINE TO -LINE DATA SELECTORS/MULTIPLEXERS SCLSB DECEMBER 982 REVISED MAY 99 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationCA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.
CA73, CA73C Data Sheet April 1999 File Number 788. Voltage Regulators Adjustable from V to 37V at Output Currents Up to 1mA without External Pass Transistors The CA73 and CA73C are silicon monolithic integrated
More informationHI-200, HI-201. Features. Dual/Quad SPST, CMOS Analog Switches. Applications. Ordering Information. Functional Diagram FN3121.9
Data Sheet FN3121.9 Dual/Quad SPST, CMOS Analog Switches HI-200/HI-201 (dual/quad) are monolithic devices comprising independently selectable SPST switches which feature fast switching speeds (HI-200 240ns,
More informationTRIPLE D FLIP-FLOP FEATURES DESCRIPTION PIN NAMES BLOCK DIAGRAM
TRIPLE D FLIP-FLOP FEATURES DESCRIPTION Max. toggle frequency of 800MHz Differential outputs IEE min. of 80mA Industry standard 100K ECL levels Extended supply voltage option: VEE = 4.2V to 5.5V Voltage
More information. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.
M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. HIGH SPEED tpd = 9 ns (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =1µA (MAX.) AT T A =25 C.COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT
More informationMM74HC174 Hex D-Type Flip-Flops with Clear
Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated
More informationPI5C3244 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Features: Near-Zero propagation delay 5-ohm switches connect inputs to outputs when enabled Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA Typical) Ideally suited for notebook
More informationSN28838 PAL-COLOR SUBCARRIER GENERATOR
Solid-State Reliability Surface-Mount Package NS PACKAE (TOP VIEW) description The SN28838 is a monolithic integrated circuit designed to interface with the SN28837 PALtiming generator in order to generate
More information. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. fmax = 48 MHz (TYP.
M54/M74HC190 M54/M74HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS. HIGH SPEED fmax = 48 MHz (TYP.) AT VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) AT T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.)
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS90 is a synchronous UP/DOWN BCD Decade (842) Counter and the SN54/74LS9 is a synchronous UP/DOWN Modulo-6
More informationMM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationObsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED
More informationMM74HC273 Octal D-Type Flip-Flops with Clear
MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise
More informationCD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
More informationHCF4001B QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE PROPAGATION DELAY TIME: t PD = 50ns (TYP.) at V DD = 10V C L = 50pF BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V
More informationMM74HC4538 Dual Retriggerable Monostable Multivibrator
MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature
More informationMM74C74 Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement traistors. Each flip-flop
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 20400 (LED TYPES) EXAMINED BY : FILE NO. CAS-10184 ISSUE : DEC.01,1999 TOTAL PAGE : 7 APPROVED BY:
EXAMINED BY : FILE NO. CAS-10184 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : DEC.01,1999 TOTAL PAGE : 7 VERSION : 2 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 20400 (LED TYPES) FOR
More informationMADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.
Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over
More informationCD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit cotructed with N- and P-channel enhancement mode traistors. Each
More informationMADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2
Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte
More informationMADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationTSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS
TSL50, TSL5, TLS5 SOES004C AUGUST 99 REVISED NOVEMBER 995 Monolithic Silicon IC Containing Photodiode, Operational Amplifier, and Feedback Components Converts Light Intensity to Output Voltage High Irradiance
More informationDescription. Table 1. Device summary. Order code Temperature range Package Packaging Marking
14-stage ripple carry binary counter/divider and oscillator Applications Automotive Industrial Computer Consumer Description Datasheet - production data Features Medium speed operation Common reset Fully
More informationFeatures. Symbol JEDEC TO-220AB
Data Sheet June 1999 File Number 2253.2 3A, 5V,.4 Ohm, N-Channel Power MOSFET This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching
More informationPOWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER
FUJITSU SEMICONDUCTOR DATA SHEET DS04-27402-2E ASSP POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER MB3793-42/30 DESCRIPTION The MB3793 is an integrated circuit to monitor power voltage; it incorporates
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS-10251 ISSUE : JUL.03,2001 TOTAL PAGE : 7
EXAMINED BY : FILE NO. CAS-10251 EMERGING DISPLAY ISSUE : JUL.03,2001 APPROVED BY: TECHNOLOGIES CORPORATION TOTAL PAGE : 7 VERSION : 1 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16290(LED TYPES) FOR
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16400(LED TYPES) EXAMINED BY : FILE NO. CAS-10068 ISSUE : JAN.19,2000 TOTAL PAGE : 7 APPROVED BY:
EXAMINED BY : FILE NO. CAS-10068 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : JAN.19,2000 TOTAL PAGE : 7 VERSION : 3 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 16400(LED TYPES) FOR
More informationOLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler
TM DATA SHEET OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler Features Hermetic SMT flat-pack package Electrical parameters guaranteed over 55 C to +125 C ambient temperature
More informationTS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:
Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)
More informationICL232. +5V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.
ICL August V Powered, Dual RS Transmitter/Receiver Features Meets All RSC and V. Specifications Requires Only Single V Power Supply Onboard Voltage Doubler/Inverter Low Power Consumption Drivers ±V Output
More informationAP331A XX G - 7. Lead Free G : Green. Packaging (Note 2)
Features General Description Wide supply Voltage range: 2.0V to 36V Single or dual supplies: ±1.0V to ±18V Very low supply current drain (0.4mA) independent of supply voltage Low input biasing current:
More informationPhotolink- Fiber Optic Receiver PLR135/T1
Features High PD sensitivity optimized for red light Data : NRZ signal Low power consumption for extended battery life Built-in threshold control for improved noise Margin The product itself will remain
More informationDM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationSN54/74LS192 SN54/74LS193
PRESEABLE BCD/DECADE UP/DOWN COUNER PRESEABLE 4-BI BINARY UP/DOWN COUNER he SN4/74LS2 is an UP/DOWN BCD Decade (842) Counter and the SN4/74LS3 is an UP/DOWN MODULO-6 Binary Counter. Separate Count Up and
More informationTS321 Low Power Single Operational Amplifier
SOT-25 Pin Definition: 1. Input + 2. Ground 3. Input - 4. Output 5. Vcc General Description The TS321 brings performance and economy to low power systems. With high unity gain frequency and a guaranteed
More informationFEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2248 Infrared Remote Control Transmitter
Infrared Remote Control Transmitter DESCRIPTION PT2248 is an infrared remote control transmitter utilizing CMOS Technology. It is capable of 18 functions and a total of 75 commands. Single-shot and continuous
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More information1-Mbit (128K x 8) Static RAM
1-Mbit (128K x 8) Static RAM Features Pin- and function-compatible with CY7C109B/CY7C1009B High speed t AA = 10 ns Low active power I CC = 80 ma @ 10 ns Low CMOS standby power I SB2 = 3 ma 2.0V Data Retention
More informationPrecision, Unity-Gain Differential Amplifier AMP03
a FEATURES High CMRR: db Typ Low Nonlinearity:.% Max Low Distortion:.% Typ Wide Bandwidth: MHz Typ Fast Slew Rate: 9.5 V/ s Typ Fast Settling (.%): s Typ Low Cost APPLICATIONS Summing Amplifiers Instrumentation
More informationCD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate
Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits cotructed
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54/74LS191 is a synchronous UP/DOWN Modulo-
More informationHCF4028B BCD TO DECIMAL DECODER
BCD TO DECIMAL DECODER BCD TO DECIMAL DECODING OR BINARY TO OCTAL DECODING HIGH DECODED OUTPUT DRIVE CAPABILITY "POSITIVE LOGIC" INPUTS AND OUTPUTS: DECODED OUTPUTS GO HIGH ON SELECTION MEDIUM SPEED OPERATION
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The, /6 single-channel and /6 dual-channel optocouplers consist of a 5 nm AlGaAS LED, optically coupled to a very high speed integrated photodetector logic gate with a strobable output. This
More informationHI-3182, HI-3183, HI-3184 HI-3185, HI-3186, HI-3188
March 2008 GENERAL DESCRIPTION HI-382, HI-383, HI-384 HI-385, HI-386, HI-388 ARINC 429 Differential Line Driver PIN CONFIGURATION (Top View) The HI-382, HI-383, HI-384, HI-385, HI-386 and HI-388 bus interface
More informationHCF4010B HEX BUFFER/CONVERTER (NON INVERTING)
HEX BUFFER/CONVERTER (NON INVERTING) PROPAGATION DELAY TIME: t PD = 50ns (Typ.) at V DD = 10V C L = 50pF HIGH TO LOW LEVEL LOGIC CONVERSION MULTIPLEXER: 1 TO 6 OR 6 TO 1 HIGH "SINK" AND "SOURCE" CURRENT
More informationORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR
The SN54LS07 and SN74LS17 are obsolete and are no longer supplied. Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Driver
More information1.5 Ω On Resistance, ±15 V/12 V/±5 V, icmos, Dual SPDT Switch ADG1436
.5 Ω On Resistance, ±5 V/2 V/±5 V, icmos, Dual SPDT Switch ADG436 FEATURES.5 Ω on resistance.3 Ω on-resistance flatness. Ω on-resistance match between channels Continuous current per channel LFCSP package:
More informationINTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
More informationTSL213 64 1 INTEGRATED OPTO SENSOR
TSL 64 INTEGRATED OPTO SENSOR SOES009A D4059, NOVEMBER 99 REVISED AUGUST 99 Contains 64-Bit Static Shift Register Contains Analog Buffer With Sample and Hold for Analog Output Over Full Clock Period Single-Supply
More informationFeatures. Applications
LM555 Timer General Description The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the
More informationDescription. For Fairchild s definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.
FSA2357 Low R ON 3:1 Analog Switch Features 10µA Maximum I CCT Current Over an Expanded Control Voltage Range: V IN=2.6V, V CC=4.5V On Capacitance (C ON): 70pF Typical 0.55Ω Typical On Resistance (R ON)
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES High Speed 50 MHz Unity Gain Stable Operation 300 V/ms Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads Excellent Video Performance 0.04% Differential Gain @ 4.4 MHz 0.198 Differential
More informationINTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationIDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)
CMOS Static RAM 16K (2K x 8-Bit) IDT6116SA IDT6116LA Features High-speed access and chip select times Military: 2/2/3/4//7/9/12/1 (max.) Industrial: 2/2/3/4 (max.) Commercial: 1/2/2/3/4 (max.) Low-power
More informationData Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers
HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers Data Sheet SERCOS SERCOS is a SErial Realtime COmmunication System, a standard digital interface for communication between controls and drives
More informationHCF4081B QUAD 2 INPUT AND GATE
QUAD 2 INPUT AND GATE MEDIUM SPEED OPERATION : t PD = 60ns (Typ.) at 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA (MAX) AT DD = 18 T A = 25
More informationCMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16
CMOS PARALLEL-TO-SERIAL FIFO IDT72105 IDT72115 IDT72125 Integrated Device Technology, Inc. FEATURES: 25ns parallel port access time, 35ns cycle time 45MHz serial output shift rate Wide x16 organization
More information74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
More information4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More information1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET
DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock
More informationDM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS
More informationSN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS
Single own/ Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Optio Include Plastic Small-Outline
More informationLM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators
Low Power Low Offset Voltage Quad Comparators General Description The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mv max for
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationDATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
More informationHow to Read a Datasheet
How to Read a Datasheet Prepared for the WIMS outreach program 5/6/02, D. Grover In order to use a PIC microcontroller, a flip-flop, a photodetector, or practically any electronic device, you need to consult
More informationCD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger
CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on
More informationSuper high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION
PF77- SLA3 Series High Speed Gate Array Wide Voltage Operation Products Super high-speed, and high density gate array Dual power supply operation Raw gates from K to K gates (Sea of gates) DESCRIPTION
More informationLTC1390 8-Channel Analog Multiplexer with Serial Interface U DESCRIPTIO
FEATRES -Wire Serial Digital Interface Data Retransmission Allows Series Connection with Serial A/D Converters Single V to ±V Supply Operation Analog Inputs May Extend to Supply Rails Low Charge Injection
More information.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V
. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V.LOW POWER DISSIPATION I CC =4µA (MAX.) at T A =25 C.HIGH NOISE IMMUNITY VNIH =VNIL =28%VCC (MIN.) OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE
More informationMC33064DM 5 UNDERVOLTAGE SENSING CIRCUIT
Order this document by MC3464/D The MC3464 is an undervoltage sensing circuit specifically designed for use as a reset controller in microprocessor-based systems. It offers the designer an economical solution
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/461-3113 FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 00 db typ 60 Hz: 00 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.00% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More information74AC191 Up/Down Counter with Preset and Ripple Clock
74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature
More informationHigh Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338
High Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338 FEATURES High accuracy over line and load: ±.8% @ 25 C, ±1.4% over temperature Ultralow dropout voltage: 19 mv (typ) @ 1 A Requires
More informationRail-to-Rail, High Output Current Amplifier AD8397
Rail-to-Rail, High Output Current Amplifier AD8397 FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails
More information74F74 Dual D-Type Positive Edge-Triggered Flip-Flop
Dual D-Type Positive Edge-Triggered Flip-Flop General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is traferred
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationMB3771 ASSP POWER SUPPLY MONITOR DS04-27400-5E POWER SUPPLY MONITOR FUJITSU SEMICONDUCTOR DATA SHEET
FUJITSU SEMICONDUOR DATA SHEET DS0-00-E ASSP POWER SUPPLY MONITOR MB POWER SUPPLY MONITOR The Fujitsu MB is designed to monitor the voltage level of one or two power supplies (+V and an arbitrary voltage)
More informationAAT3520/2/4 MicroPower Microprocessor Reset Circuit
General Description Features PowerManager The AAT3520 series of PowerManager products is part of AnalogicTech's Total Power Management IC (TPMIC ) product family. These microprocessor reset circuits are
More informationHCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION
BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAY. EQUIVALENT AC OUTPUT DRIVE
More information