Chapter 10 Computer Design Basics


 Whitney Lewis
 1 years ago
 Views:
Transcription
1 Logic ad Computer Desig Fudametals Chapter 10 Computer Desig Basics Part 1 Datapaths Charles Kime & Thomas Kamiski 2004 Pearso Educatio, Ic. Terms of Use (Hyperliks are active i View Show mode)
2 Overview Part 1 Datapaths Itroductio Datapath Example Arithmetic Logic Uit (ALU) Shifter Datapath Represetatio Cotrol Word Part 2 A Simple Computer Istructio Set Architecture (ISA) SigleCycle Hardwired Cotrol Istructio Decoder Sample Istructios Sigle Cycle Computer Issues Multiple Cycle Hardwired Cotrol Sequetial Cotrol Desig Chapter 10 Part 1 2
3 Itroductio Computer Specificatio Istructio Set Architecture (ISA) the specificatio of a computer's appearace to a programmer at its lowest level Computer Architecture  a highlevel descriptio of the hardware implemetig the computer derived from the ISA The architecture usually icludes additioal specificatios such as speed, cost, ad reliability. Chapter 10 Part 1 3
4 Itroductio (cotiued) Simple computer architecture decomposed ito: Datapath for performig operatios Cotrol uit for cotrollig datapath operatios A datapath is specified by: A set of registers The microoperatios performed o the data stored i the registers A cotrol iterface Chapter 10 Part 1 4
5 Datapaths Guidig priciples for basic datapaths: The set of registers Collectio of idividual registers A set of registers with commo access resources called a register file A combiatio of the above Microoperatio implemetatio Oe or more shared resources for implemetig microoperatios Buses  shared trasfer paths ArithmeticLogic Uit (ALU)  shared resource for implemetig arithmetic ad logic microoperatios Shifter  shared resource for implemetig shift microoperatios Chapter 10 Part 1 5
6 Datapath Example Four parallelload registers Two muxbased register selectors Register destiatio decoder Mux B for exteral costat iput Buses A ad B with exteral address ad data outputs ALU ad Shifter with Mux F for output select Mux D for exteral data iput Logic for geeratig status bits V, C, N, Z Write D data Load eable Decoder D address 2 Costat i Destiatio select MB select V C N Z Load Load Load Load G select 4 Zero Detect MF select R0 R1 R2 R3 MD select 0 1 MUX D Bus D 0 1 MUX F F 2 2 A data 1 0 Bus A MUX B Bus B A B A B H select 2 B S 2:0 C i Arithmetic/logic uit (ALU) G A address A select 0 1 MUX 2 3 S 0 I R Shifter I L 0 H Fuctio uit B select B address 0 1 MUX 2 3 Chapter 10 Part 1 6 Register file B data Address Out Data Out Data I
7 Datapath Example: Performig a Microoperatio Microoperatio: R0 R1 + R2 Apply 01 to A select to place cotets of R1 oto Bus A Apply 10 to B select to place cotets of R2 oto B data ad apply 0 to MB select to place B data o Bus B Apply 0010 to G select to perform additio G = Bus A + Bus B Apply 0 to MF select ad 0 to MD select to place the value of G oto BUS D Apply 00 to Destiatio select to eable the Load iput to R0 Apply 1 to Load Eable to force the Load iput to R0 to 1 so that R0 is loaded o the clock pulse (ot show) The overall microoperatio requires 1 clock cycle Write D data Load eable Decoder D address 2 Costat i Destiatio select MB select V C N Z Load Load Load Load G select 4 Zero Detect MF select R0 R1 R2 R3 MD select 0 1 MUX D Bus D 0 1 MUX F F 2 2 A data 1 0 Bus A MUX B Bus B A B A B H select 2 B S 2:0 C i Arithmetic/logic uit (ALU) G A address A select 0 1 MUX 2 3 S 0 I R Shifter I L 0 H Fuctio uit B select B address 0 1 MUX 2 3 Chapter 10 Part 1 7 Register file B data Address Out Data Out Data I
8 Datapath Example: Key Cotrol Actios for Microoperatio Alteratives Perform a shift microoperatio apply 1 to MF select Use a costat i a microoperatio usig Bus B apply 1 to MB select Provide a address ad data for a memory or output write microoperatio apply 0 to Load eable to prevet register loadig Provide a address ad obtai data for a memory or output read microoperatio apply 1 to MD select For some of the above, other cotrol sigals become do't cares Write D data Load eable Decoder D address 2 Costat i Destiatio select MB select V C N Z Load Load Load Load G select 4 R0 R1 R2 R3 Zero Detect 0 1 MF select MUX F F MD select 0 1 MUX D Bus D 2 2 A data 1 0 Bus A MUX B Bus B A B A B H select 2 B S 2:0 C i Arithmetic/logic uit (ALU) G A address A select 0 1 MUX 2 3 S 0 I R Shifter I L 0 H Fuctio uit B select B address 0 1 MUX 2 3 Register file B data Address Out Data Out Chapter 10 Part 1 8 Data I
9 Arithmetic Logic Uit (ALU) I this ad the ext sectio, we deal with detailed desig of typical ALUs ad shifters Decompose the ALU ito: A arithmetic circuit A logic circuit A selector to pick betwee the two circuits Arithmetic circuit desig Decompose the arithmetic circuit ito: A bit parallel adder A block of logic that selects four choices for the B iput to the adder See ext slide for diagram Chapter 10 Part 1 9
10 Arithmetic Circuit Desig (cotiued) There are oly four fuctios of B to select as Y i G = A + Y: C i = 0 C i = 1 0 B B 1 G = A G = A + B G = A + B G = A 1 G = A + 1 G = A + B + 1 G = A + B + 1 G = A What fuctios are implemeted with carryi to the adder = 0? =1? Ci A X B B iput logic S0 Y bit parallel adder G5 X1 Y1 Ci S1 Cout Chapter 10 Part 1 10
11 Adobe Systems Arithmetic Circuit Desig (cotiued) Addig selectio codes to the fuctios of B: TA BLE 101 Fuctio Table for A rithmetic Circuit Select Iput S 1 S 0 Y = = 0 0 all 0's (trasfer) (icremet) 0 1 B + (add) 1 0 (subtract) 1 1 all 1' The useful arithmetic fuctios are labeled i the table Note that all four fuctios of B produce at least oe useful fuctio Chapter 10 Part 1 11
12 Logic Circuit The text gives a circuit implemeted usig a multiplexer plus gates implemetig: AND, OR, XOR ad NOT Here we custom desig a circuit for bit G i by begiig with a truth table orgaized as a Kmap ad assigig (S1, S0) codes to AND, OR, etc. G i = S 0 A i B i + S 1 A i B i S 1 S 0 + S 0 A i B i + S 1 S 0 A i Gate iput cout for MUX solutio > 29 Gate iput cout for above circuit < 20 Custom desig better AND OR XOR NOT A i B i Chapter 10 Part 1 12
13 Arithmetic Logic Uit (ALU) The custom circuit has iterchaged the (S 1,S 0 ) codes for XOR ad NOT compared to the MUX circuit. To preserve compatibility with the text, we use the MUX solutio. Next, use the arithmetic circuit, the logic circuit, ad a 2way multiplexer to form the ALU. See the ext slide for the bit slice diagram. The iput coectios to the arithmetic circuit ad logic circuit have bee bee assiged to prepare for seamless additio of the shifter, keepig the selectio codes for the combied ALU ad the shifter at 4 bits: Carryi C i ad Carryout C i+1 go betwee bits A i ad B i are coected to both uits A ew sigal S 2 performs the arithmetic/logic selectio The select sigal eterig the LSB of the arithmetic circuit, C i, is coected to the least sigificat selectio iput for the logic circuit, S 0. Chapter 10 Part 1 13
14 Arithmetic Logic Uit (ALU) (cotiued) C i C i C i + 1 A i B i S 0 S 1 A i B i S 0 S 1 Oe stage of arithmetic circuit 0 2to1 MUX G i A i 1 S C i B i S 0 Oe stage of logic circuit S 1 S 2 The ext most sigificat select sigals, S0 for the arithmetic circuit ad S1 for the logic circuit, are wired together, completig the two select sigals for the logic circuit. The remaiig S1 completes the three select sigals for the arithmetic circuit. Chapter 10 Part 1 14
15 Combiatioal Shifter Parameters Directio: Left, Right Number of positios with examples: Sigle bit: 1 positio 0 ad 1 positios Multiple bit: 1 to 1 positios 0 to 1 positios Fillig of vacat positios May optios depedig o istructio set Here, will provide iput lies or zero fill Chapter 10 Part 1 15
16 4Bit Basic Left/Right Shifter Serial output L B 3 B 2 B 1 B 0 I R Serial output R I L S M U X S M U X S 0 1 2M U X S M U X S 2 H 3 H 2 Serial Iputs: Shift Fuctios: I R for right shift (S 1, S 0 ) = 00 Pass B uchaged I L for left shift 01 Right shift Serial Outputs 10 Left shift R for right shift (Same as MSB iput) 11 Uused L for left shift (Same as LSB iput) H 1 H 0 Chapter 10 Part 1 16
17 Barrel Shifter D3 D2 D1 D0 S0 S S1 S S1 S S1 S S1 S0 M UX M UX M UX M UX Y3 A rotate is a shift i which the bits shifted out are iserted ito the positios vacated The circuit rotates its cotets left from 0 to 3 positios depedig o S: S = 00 positio uchaged S = 10 rotate left by 2 positios S = 01 rotate left by 1 positios S = 11 rotate left by 3 positios See Table 103 i text for details Y2 Y1 Y0 Chapter 10 Part 1 17
18 Barrel Shifter (cotiued) Large barrel shifters ca be costructed by usig: Layers of multiplexers  Example 64bit: Layer 1 shifts by 0, 16, 32, 48 Layer 2 shifts by 0, 4, 8, 12 Layer 3 shifts by 0, 1, 2, 3 See example i sectio 122 of the text 2  dimesioal array circuits desiged at the electroic level Chapter 10 Part 1 18
19 Datapath Represetatio Have looked at detailed desig of ALU ad shifter i the datapath i slide 8 Here we move up oe level i the hierarchy from that datapath The registers, ad the multiplexer, decoder, ad eable hardware for accessig them become a register file The ALU, shifter, Mux F ad status hardware become a fuctio uit The remaiig muxes ad buses which hadle data trasfers are at the ew level of the hierarchy Costat i MB select FS V C N Z m m 4 D data Write D address 2 m x Register file A address A data A Bus A B address B data Fuctio uit F 1 0 MUX B Bus B B m Address out Data out Data i MD select 0 1 MUX D Chapter 10 Part 1 19
20 Datapath Represetatio (cotiued) I the register file: Multiplexer select iputs become A address ad B address Decoder iput becomes D address Multiplexer outputs become A data ad B data Iput data to the registers becomes D data Load eable becomes write The register file ow appears like a memory based o clocked flipflops (the clock is ot show) The fuctio uit labelig is quite straightforward except for FS Costat i MB select FS V C N Z m m 4 D data Write D address 2 m x Register file A address A data A Bus A B address B data Fuctio uit F 1 0 MUX B Bus B B m Address out Data out Data i MD select 0 1 MUX D Chapter 10 Part 1 20
21 Defiitio of Fuctio Uit Select (FS) Codes G Select, H Select, ad MF i T of FS Codes FS(3:0) MF Select G Select(3:0) H Select(3:0) Microoperatio XX XX XX XX XX XX XX XX X00 XX X01 XX X10 XX X11 XX XXXX XXXX XXXX 10 F A F A + 1 F A + B F A + B + 1 F A + B F A + B + 1 F A 1 F A F A B F A B F A B F A F B F sr B F sl B Boolea Equatios: MFS = F 3 F 2 GS i = F i HS i = F i Chapter 10 Part 1 21
22 The Cotrol Word The datapath has may cotrol iputs The sigals drivig these iputs ca be defied ad orgaized ito a cotrol word To execute a microistructio, we apply cotrol word values for a clock cycle. For most microoperatios, the positive edge of the clock cycle is eeded to perform the register load The datapath cotrol word format ad the field defiitios are show o the ext slide Chapter 10 Part 1 22
23 The Cotrol Word Fields DA AA BA M B FS M D R W Fields DA D Address AA A Address BA B Address MB Mux B FS Fuctio Select MD Mux D RW Register Write Cotrol word The coectios to datapath are show i the ext slide Chapter 10 Part 1 23
24 Cotrol Word Block Diagram RW 0 Write D data DA D address 8 x Register file AA A address A data B address B data BA Costat i MB 6 Bus A 1 0 MUX B Bus B Address out Data out A B V C N Z Fuctio uit 4 FS Data i MD MUX D Bus D Chapter 10 Part 1 24
25 Cotrol Word Ecodig Ecodig of Cotrol W DA, AA, BA MB FS MD RW Fuctio Code Fuctio Code Fuctio Code Fuctio Code Fuctio Code R0 000 Register 0 F A 0000 Fuctio 0 No write 0 R1 001 Costat 1 F A Data I 1 Write 1 R2 010 F A + B 0010 R3 011 F A + B R4 100 F A + B 0100 R5 101 F A + B R6 110 F A R7 111 F A 0111 F A B 1000 F A B 1001 F A B 1010 F A 1011 F B 1100 F sr B 1101 F sl B 1110 Chapter 10 Part 1 25
26 Microoperatios for the Datapath  Symbolic Represetatio Microoperatio DA AA BA MB FS MD RW R1 R 2 R 3 R1 R2 R3 Register F = A + B + 1 Fuctio Write R4 sl R6 R4 R6 Register F = sl B Fuctio Write R7 R R7 R7 Re gister F = A + 1 Fuctio Write R1 R R1 R0 Co stat F = A + B Fuc tio Write Data out R 3 R3 Register No Write R4 Data i R4 Data i Write R5 0 R5 R0 R0 Register F = A B Fuctio Write Chapter 10 Part 1 26
27 Microoperatios for the Datapath  Biary Represetatio m Microoperatios from Ta Biary Co o Microoperatio DA AA BA MB FS MD RW R 1 R 2 R 3 R 4 sl R6 R 7 R R 1 R Data out R 3 R 4 Data i R XXX XXX XXX XXX XXX XXXX X XXX XXX X XXXX Results of simulatio of the above o the ext slide Chapter 10 Part 1 27
28 Datapath Simulatio clock DA AA BA FS Costat_i X 2 X MB Address_out Data_out Data_i MD RW reg0 0 reg1 reg2 reg3 reg4 reg5 reg6 reg7 Status_bits X Chapter 10 Part 1 28
29 Terms of Use 2004 by Pearso Educatio,Ic. All rights reserved. The followig terms of use apply i additio to the stadard Pearso Educatio Legal Notice. Permissio is give to icorporate these materials ito classroom presetatios ad hadouts oly to istructors adoptig Logic ad Computer Desig Fudametals as the course text. Permissio is grated to the istructors adoptig the book to post these materials o a protected website or protected ftp site i origial or modified form. All other website or ftp postigs, icludig those offerig the materials for a fee, are prohibited. You may ot remove or i ay way alter this Terms of Use otice or ay trademark, copyright, or other proprietary otice, icludig the copyright watermark o each slide. Retur to Title Page Chapter 10 Part 1 29
Multiplexers and Demultiplexers
I this lesso, you will lear about: Multiplexers ad Demultiplexers 1. Multiplexers 2. Combiatioal circuit implemetatio with multiplexers 3. Demultiplexers 4. Some examples Multiplexer A Multiplexer (see
More informationProgrammable Logic Devices Verilog Design Examples CMPE 415
Buildig Blocks Digital systems cosist of 2 mai parts: the datapath ad cotrol circuits. Datapath: stores ad maipulates data ad icludes compoets such as registers, shift registers, couters, multiplexers,
More informationMemory Interface. CEN433 King Saud University Dr. Mohammed Amer Arafah
Memory Iterface CEN433 Kig Saud Uiversity Dr. 1 Address Decodig Whe iterfaced to a microprocessor with 20 address sigals there is a mismatch. The extra 9 address pis (A11A19) are decoded usig a decoder
More informationCS100: Introduction to Computer Science
Review: History of Computers CS100: Itroductio to Computer Sciece Maiframes Miicomputers Lecture 2: Data Storage  Bits, their storage ad mai memory Persoal Computers & Workstatios Review: The Role of
More informationLet s put together a Manual Processor
Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce
More informationL6: FSMs and Synchronization
L6: FSMs ad Sychroizatio Lecture material courtesy of Rex Mi L6: 6. Sprig 24 Itroductory igital Systems Laboratory Asychroous Iputs i Sequetial Systems What about exteral sigals? Clock Sequetial System
More informationYour organization has a Class B IP address of 166.144.0.0 Before you implement subnetting, the Network ID and Host ID are divided as follows:
Subettig Subettig is used to subdivide a sigle class of etwork i to multiple smaller etworks. Example: Your orgaizatio has a Class B IP address of 166.144.0.0 Before you implemet subettig, the Network
More informationISOLATION TRANSFORMER. FOR 3 rd HARMONIC FILTERING TSA INSTRUCTIONS MANUAL M A
ISOLATION TRANSFORMER FOR 3 rd HARMONIC FILTERING TSA INSTRUCTIONS MANUAL M9830A INTRODUCTION There is a lot of electrical supply istallatios where most of the loads are sigle phase, supplyig a rectifier
More informationDesktop Management. Desktop Management Tools
Desktop Maagemet 9 Desktop Maagemet Tools Mac OS X icludes three desktop maagemet tools that you might fid helpful to work more efficietly ad productively: u Stacks puts expadable folders i the Dock. Clickig
More information5 Combinatorial Components. 5.0 Full adder. Full subtractor
5 Combatorial Components Use for data transformation, manipulation, terconnection, and for control: arithmetic operations  addition, subtraction, multiplication and division. logic operations  AND, OR,
More informationConversion Instructions:
Coversio Istructios: QMS magicolor 2 DeskLaser to QMS magicolor 2 CX 1800502001A Trademarks QMS, the QMS logo, ad magicolor are registered trademarks of QMS, Ic., registered i the Uited States Patet ad
More informationEngineering Data Management
BaaERP 5.0c Maufacturig Egieerig Data Maagemet Module Procedure UP128A US Documetiformatio Documet Documet code : UP128A US Documet group : User Documetatio Documet title : Egieerig Data Maagemet Applicatio/Package
More informationSection IV.5: Recurrence Relations from Algorithms
Sectio IV.5: Recurrece Relatios from Algorithms Give a recursive algorithm with iput size, we wish to fid a Θ (best big O) estimate for its ru time T() either by obtaiig a explicit formula for T() or by
More informationSection 6.1 Radicals and Rational Exponents
Sectio 6.1 Radicals ad Ratioal Expoets Defiitio of Square Root The umber b is a square root of a if b The priciple square root of a positive umber is its positive square root ad we deote this root by usig
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationReview for College Algebra Final Exam
Review for College Algebra Fial Exam (Please remember that half of the fial exam will cover chapters 14. This review sheet covers oly the ew material, from chapters 5 ad 7.) 5.1 Systems of equatios i
More informationExperiment 5. Arithmetic Logic Unit (ALU)
Experiment 5 Arithmetic Logic Unit (ALU) Objectives: To implement and test the circuits which constitute the arithmetic logic circuit (ALU). Background Information: The basic blocks of a computer are central
More informationLecture 11. Registers and Counters
Logic Design Lecture 11. Registers and Counters Prof. Hyung Chul Park & Seung Eun Lee 12.1 Registers and Register Transfers Register a collection of binary storage elements In theory, a register is sequential
More informationChapter 9 Computer Design Basics!
Logic and Computer Design Fundamentals Chapter 9 Computer Design Basics! Part 2 A Simple Computer! Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationExclusive OR/Exclusive NOR (XOR/XNOR)
Exclusive OR/Exclusive NOR (XOR/XNOR) XOR and XNOR are useful logic functions. Both have two or more inputs. The truth table for two inputs is shown at right. a XOR b = 1 if and only if (iff) a b. a XNOR
More informationConfidence Intervals for One Mean
Chapter 420 Cofidece Itervals for Oe Mea Itroductio This routie calculates the sample size ecessary to achieve a specified distace from the mea to the cofidece limit(s) at a stated cofidece level for a
More informationBaan Service Master Data Management
Baa Service Master Data Maagemet Module Procedure UP069A US Documetiformatio Documet Documet code : UP069A US Documet group : User Documetatio Documet title : Master Data Maagemet Applicatio/Package :
More information{{1}, {2, 4}, {3}} {{1, 3, 4}, {2}} {{1}, {2}, {3, 4}} 5.4 Stirling Numbers
. Stirlig Numbers Whe coutig various types of fuctios from., we quicly discovered that eumeratig the umber of oto fuctios was a difficult problem. For a domai of five elemets ad a rage of four elemets,
More informationEPlex Enterprise Access Control System
Eterprise Access Cotrol System Egieered for Flexibility Modular Solutio The Eterprise Access Cotrol System is a modular solutio for maagig access poits. Employig a variety of hardware optios, system maagemet
More informationRunning Time ( 3.1) Analysis of Algorithms. Experimental Studies ( 3.1.1) Limitations of Experiments. Pseudocode ( 3.1.2) Theoretical Analysis
Ruig Time ( 3.) Aalysis of Algorithms Iput Algorithm Output A algorithm is a stepbystep procedure for solvig a problem i a fiite amout of time. Most algorithms trasform iput objects ito output objects.
More informationCS100: Introduction to Computer Science
Iclass Exercise: CS100: Itroductio to Computer Sciece What is a flipflop? What are the properties of flipflops? Draw a simple flipflop circuit? Lecture 3: Data Storage  Mass storage & represetig
More informationTrigonometric Form of a Complex Number. The Complex Plane. axis. ( 2, 1) or 2 i FIGURE 6.44. The absolute value of the complex number z a bi is
0_0605.qxd /5/05 0:45 AM Page 470 470 Chapter 6 Additioal Topics i Trigoometry 6.5 Trigoometric Form of a Complex Number What you should lear Plot complex umbers i the complex plae ad fid absolute values
More informationBaanERP. BaanERP Windows Client Installation Guide
BaaERP A publicatio of: Baa Developmet B.V. P.O.Box 143 3770 AC Bareveld The Netherlads Prited i the Netherlads Baa Developmet B.V. 1999. All rights reserved. The iformatio i this documet is subject to
More informationSECTION 1.5 : SUMMATION NOTATION + WORK WITH SEQUENCES
SECTION 1.5 : SUMMATION NOTATION + WORK WITH SEQUENCES Read Sectio 1.5 (pages 5 9) Overview I Sectio 1.5 we lear to work with summatio otatio ad formulas. We will also itroduce a brief overview of sequeces,
More informationSerial ATA PCI Host Adapter AEC6290/6295
Serial ATA PCI Host Adapter AEC6290/6295 User s Maual Versio:1.0 Copyright 2003 ACARD Techology Corp. Release: April 2003 Copyright ad Trademarks The iformatio of the product i this maual is subject to
More informationChapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
More informationConfidence Intervals for One Mean with Tolerance Probability
Chapter 421 Cofidece Itervals for Oe Mea with Tolerace Probability Itroductio This procedure calculates the sample size ecessary to achieve a specified distace from the mea to the cofidece limit(s) with
More informationDivide and Conquer, Solving Recurrences, Integer Multiplication Scribe: Juliana Cook (2015), V. Williams Date: April 6, 2016
CS 6, Lecture 3 Divide ad Coquer, Solvig Recurreces, Iteger Multiplicatio Scribe: Juliaa Cook (05, V Williams Date: April 6, 06 Itroductio Today we will cotiue to talk about divide ad coquer, ad go ito
More informationProf. Dr. Liggesmeyer, 2. Fault Tree Analysis (DIN 25424, IEC 61025) Reliability Block Diagrams (IEC 61078)
(icherheit ud Zuverlässigkeit eigebetteter ysteme) afety ad Reliability Aalysis Models: Overview Classificatio of afety / Reliability Aalysis Techiques Focused Property afety, Reliability, Availability...
More informationTHE ARITHMETIC OF INTEGERS.  multiplication, exponentiation, division, addition, and subtraction
THE ARITHMETIC OF INTEGERS  multiplicatio, expoetiatio, divisio, additio, ad subtractio What to do ad what ot to do. THE INTEGERS Recall that a iteger is oe of the whole umbers, which may be either positive,
More information8bit 4to1 Line Multiplexer
Project Part I 8bit 4to1 Line Multiplexer Specification: This section of the project outlines the design of a 4to1 multiplexor which takes two 8bit buses as inputs and produces a single 8bit bus
More informationCHAPTER 3 THE TIME VALUE OF MONEY
CHAPTER 3 THE TIME VALUE OF MONEY OVERVIEW A dollar i the had today is worth more tha a dollar to be received i the future because, if you had it ow, you could ivest that dollar ad ear iterest. Of all
More informationLogic and Computer Design Fundamentals. Part 1 Chapter 4 Basics and Types of Descriptions!
Logic and Computer Design Fundamentals Verilog! Part 1 Chapter 4 Basics and Types of Descriptions! Charles Kime & Thomas Kaminski 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View
More informationSearching Algorithm Efficiencies
Efficiecy of Liear Search Searchig Algorithm Efficiecies Havig implemeted the liear search algorithm, how would you measure its efficiecy? A useful measure (or metric) should be geeral, applicable to ay
More informationBaanERP 5.0c. EDI User Guide
BaaERP 5.0c A publicatio of: Baa Developmet B.V. P.O.Box 143 3770 AC Bareveld The Netherlads Prited i the Netherlads Baa Developmet B.V. 1999. All rights reserved. The iformatio i this documet is subject
More informationModified Line Search Method for Global Optimization
Modified Lie Search Method for Global Optimizatio Cria Grosa ad Ajith Abraham Ceter of Excellece for Quatifiable Quality of Service Norwegia Uiversity of Sciece ad Techology Trodheim, Norway {cria, ajith}@q2s.tu.o
More informationUnicenter TCPaccess FTP Server
Uiceter TCPaccess FTP Server Release Summary r6.1 SP2 K022132E This documetatio ad related computer software program (hereiafter referred to as the Documetatio ) is for the ed user s iformatioal purposes
More information! encor e networks TM
! ecor e etworks TM Copyright 2003 Ecore Networks, Ic. All rights reserved. SigalPath 201 (SP201 ) Istallatio Guide Versio C, July 2004 Part Number 15469.1000 SigalPath Software Versio 1100 This Istallatio
More informationTruStore: The storage. system that grows with you. Machine Tools / Power Tools Laser Technology / Electronics Medical Technology
TruStore: The storage system that grows with you Machie Tools / Power Tools Laser Techology / Electroics Medical Techology Everythig from a sigle source. Cotets Everythig from a sigle source. 2 TruStore
More informationOverview on SBox Design Principles
Overview o SBox Desig Priciples Debdeep Mukhopadhyay Assistat Professor Departmet of Computer Sciece ad Egieerig Idia Istitute of Techology Kharagpur INDIA 721302 What is a SBox? SBoxes are Boolea
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. PuJen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits PuJen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationDomain 1: Designing a SQL Server Instance and a Database Solution
Maual SQL Server 2008 Desig, Optimize ad Maitai (70450) 18004186789 Domai 1: Desigig a SQL Server Istace ad a Database Solutio Desigig for CPU, Memory ad Storage Capacity Requiremets Whe desigig a
More informationDomain 1  Describe Cisco VoIP Implementations
Maual ONT (6428) 18004186789 Domai 1  Describe Cisco VoIP Implemetatios Advatages of VoIP Over Traditioal Switches Voice over IP etworks have may advatages over traditioal circuit switched voice etworks.
More informationECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8bit Microprocessor Data Path
ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8bit Microprocessor Data Path Project Summary This project involves the schematic and layout design of an 8bit microprocessor data
More information6.5 TOY Machine Architecture
The TOY Machine 6.5 TOY Machine Architecture Combinational circuits. ALU. Sequential circuits. Memory. Machine architecture. Wire components together to make computer. TOY machine. 256 16bit words of
More informationLearning outcomes. Algorithms and Data Structures. Time Complexity Analysis. Time Complexity Analysis How fast is the algorithm? Prof. Dr.
Algorithms ad Data Structures Algorithm efficiecy Learig outcomes Able to carry out simple asymptotic aalysisof algorithms Prof. Dr. Qi Xi 2 Time Complexity Aalysis How fast is the algorithm? Code the
More informationFACTSHEET 1: DEVELOPING A STRATEGIC MANAGEMENT PLAN
FACTSHEET 1: DEVELOPING A STRATEGIC MANAGEMENT PLAN THIS FACTSHEET RELATES TO QUESTION 2.3 OF THE MSPI (MUSEUM STANDARDS PROGRAMME FOR IRELAND) 1. Itroductio Writig a Strategic Maagemet Pla ca provide
More informationPUBLIC RELATIONS PROJECT 2016
PUBLIC RELATIONS PROJECT 2016 The purpose of the Public Relatios Project is to provide a opportuity for the chapter members to demostrate the kowledge ad skills eeded i plaig, orgaizig, implemetig ad evaluatig
More informationearlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8bit adder.
The circuit created is an 8bit adder. The 8bit adder adds two 8bit binary inputs and the result is produced in the output. In order to create a Full 8bit adder, I could use eight Full bit adders and
More informationChapter 5 An Introduction to Vector Searching and Sorting
Chapter 5 A Itroductio to Vector Searchig ad Sortig Searchig ad sortig are two of the most frequetly performed computig tasks. I this chapter we will examie several elemetary searchig ad sortig algorithms
More information8.1 Arithmetic Sequences
MCR3U Uit 8: Sequeces & Series Page 1 of 1 8.1 Arithmetic Sequeces Defiitio: A sequece is a comma separated list of ordered terms that follow a patter. Examples: 1, 2, 3, 4, 5 : a sequece of the first
More informationVladimir N. Burkov, Dmitri A. Novikov MODELS AND METHODS OF MULTIPROJECTS MANAGEMENT
Keywords: project maagemet, resource allocatio, etwork plaig Vladimir N Burkov, Dmitri A Novikov MODELS AND METHODS OF MULTIPROJECTS MANAGEMENT The paper deals with the problems of resource allocatio betwee
More informationDefinition. A variable X that takes on values X 1, X 2, X 3,...X k with respective frequencies f 1, f 2, f 3,...f k has mean
1 Social Studies 201 October 13, 2004 Note: The examples i these otes may be differet tha used i class. However, the examples are similar ad the methods used are idetical to what was preseted i class.
More informationConfiguring Additional Active Directory Server Roles
Maual Upgradig your MCSE o Server 2003 to Server 2008 (70649) 18004186789 Cofigurig Additioal Active Directory Server Roles Active Directory Lightweight Directory Services Backgroud ad Cofiguratio
More informationPage 2 of 14 = T(2) + 2 = [ T(3)+1 ] + 2 Substitute T(3)+1 for T(2) = T(3) + 3 = [ T(4)+1 ] + 3 Substitute T(4)+1 for T(3) = T(4) + 4 After i
Page 1 of 14 Search C455 Chapter 4  Recursio Tree Documet last modified: 02/09/2012 18:42:34 Uses: Use recursio tree to determie a good asymptotic boud o the recurrece T() = Sum the costs withi each level
More informationA Combined Continuous/Binary Genetic Algorithm for Microstrip Antenna Design
A Combied Cotiuous/Biary Geetic Algorithm for Microstrip Atea Desig Rady L. Haupt The Pesylvaia State Uiversity Applied Research Laboratory P. O. Box 30 State College, PA 168040030 haupt@ieee.org Abstract:
More informationinsight reporting solutions
reportig solutios Create ad cotrol olie customized score reports to measure studet progress ad to determie ways to improve istructio. isight Customized Reportig empowers you to make datadrive decisios.
More informationINVESTMENT PERFORMANCE COUNCIL (IPC) Guidance Statement on Calculation Methodology
Adoptio Date: 4 March 2004 Effective Date: 1 Jue 2004 Retroactive Applicatio: No Public Commet Period: Aug Nov 2002 INVESTMENT PERFORMANCE COUNCIL (IPC) Preface Guidace Statemet o Calculatio Methodology
More informationComputer Architecture
Computer Architecture Having studied numbers, combinational and sequential logic, and assembly language programming, we begin the study of the overall computer system. The term computer architecture is
More informationArvoTec Feeding Technology
ArvoTec Feedig Techology See also our website www.arvotec.fi ArvoTec Professioal Feedig Cotrol System Suitable for may types of fish farms ArvoTec Cotrol uit. Professioal PCcoectio iterface for operatio
More informationPower Factor in Electrical Power Systems with NonLinear Loads
Power Factor i Electrical Power Systems with NoLiear Loads By: Gozalo Sadoval, ARTECHE / INELAP S.A. de C.V. Abstract. Traditioal methods of Power Factor Correctio typically focus o displacemet power
More informationIncremental calculation of weighted mean and variance
Icremetal calculatio of weighted mea ad variace Toy Fich faf@cam.ac.uk dot@dotat.at Uiversity of Cambridge Computig Service February 009 Abstract I these otes I eplai how to derive formulae for umerically
More informationiprox sensors iprox inductive sensors iprox programming tools ProxView programming software iprox the world s most versatile proximity sensor
iprox sesors iprox iductive sesors iprox programmig tools ProxView programmig software iprox the world s most versatile proximity sesor The world s most versatile proximity sesor Eato s iproxe is syoymous
More informationPowerView. Model AP9215. User s Manual
PowerView Model AP9215 User s Maual Thak You! Thak you for selectig the America Power Coversio PowerView. It has bee desiged for may years of reliable, maiteacefree service i combiatio with your America
More informationSecurity Functions and Purposes of Network Devices and Technologies (SY0301) 18004186789. Firewalls. Audiobooks
Maual Security+ Domai 1 Network Security Every etwork is uique, ad architecturally defied physically by its equipmet ad coectios, ad logically through the applicatios, services, ad idustries it serves.
More informationChapter 5: Inner Product Spaces
Chapter 5: Ier Product Spaces Chapter 5: Ier Product Spaces SECION A Itroductio to Ier Product Spaces By the ed of this sectio you will be able to uderstad what is meat by a ier product space give examples
More informationBioPlex Manager Software
Multiplex Suspesio Array BioPlex Maager Software Extract Kowledge Faster Move Your Research Forward BioRad cotiues to iovate where it matters most. With BioPlex Maager 5.0 software, we offer valuable
More informationSafety Requirements engineering and Proof of implementation
Presetatio to DVClub commuity October 20 th 2015 Safety Requiremets egieerig ad Proof of implemetatio Test ad Verificatio Solutios Deliverig Tailored Solutios for Hardware Verificatio ad Software Testig
More informationTutorial 5 Special Combinational Logic Circuit
Tutorial 5 Special Combinational Logic Circuit Question 1 a) What is the function of an adder circuit? b) A halfadder adds two binary bits, true or false? c) A halfadder has a sum output only, true or
More informationCREATIVE MARKETING PROJECT 2016
CREATIVE MARKETING PROJECT 2016 The Creative Marketig Project is a chapter project that develops i chapter members a aalytical ad creative approach to the marketig process, actively egages chapter members
More information*The most important feature of MRP as compared with ordinary inventory control analysis is its time phasing feature.
Itegrated Productio ad Ivetory Cotrol System MRP ad MRP II Framework of Maufacturig System Ivetory cotrol, productio schedulig, capacity plaig ad fiacial ad busiess decisios i a productio system are iterrelated.
More information(VCP310) 18004186789
Maual VMware Lesso 1: Uderstadig the VMware Product Lie I this lesso, you will first lear what virtualizatio is. Next, you ll explore the products offered by VMware that provide virtualizatio services.
More informationAdvanced Computer ArchitectureCS501
Lecture Handouts Computer Architecture Lecture No. 12 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 4 Computer Systems Design and Architecture 4.1, 4.2, 4.3 Summary 7) The design process
More information.04. This means $1000 is multiplied by 1.02 five times, once for each of the remaining sixmonth
Questio 1: What is a ordiary auity? Let s look at a ordiary auity that is certai ad simple. By this, we mea a auity over a fixed term whose paymet period matches the iterest coversio period. Additioally,
More information8.3 POLAR FORM AND DEMOIVRE S THEOREM
SECTION 8. POLAR FORM AND DEMOIVRE S THEOREM 48 8. POLAR FORM AND DEMOIVRE S THEOREM Figure 8.6 (a, b) b r a 0 θ Complex Number: a + bi Rectagular Form: (a, b) Polar Form: (r, θ) At this poit you ca add,
More informationArithmetic. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. See P&H 2.4 (signed), 2.5, 2.6, C.6, and Appendix C.
Arithmetic Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University See P&H 2.4 (signed), 2.5, 2.6, C.6, and Appendix C.6 Goals for today Binary (Arithmetic) Operations Onebit and fourbit
More informationSoving Recurrence Relations
Sovig Recurrece Relatios Part 1. Homogeeous liear 2d degree relatios with costat coefficiets. Cosider the recurrece relatio ( ) T () + at ( 1) + bt ( 2) = 0 This is called a homogeeous liear 2d degree
More informationDomain 1: Configuring Domain Name System (DNS) for Active Directory
Maual Widows Domai 1: Cofigurig Domai Name System (DNS) for Active Directory Cofigure zoes I Domai Name System (DNS), a DNS amespace ca be divided ito zoes. The zoes store ame iformatio about oe or more
More informationLecture 15: Memory and I/O interface
Lecture 15: Memory ad I/O iterface Address space Memory oraizatio Asychroous data trasfers Read ad Write cycles DTACK* eeratio Sychroous data trasfers Direct Memory Access System cotrol sials Microprocessorbased
More informationCombinational logic design case studies
Combinational logic design case studies General design procedure Case studies CD to 7segment display controller logical function unit process line controller calendar subsystem rithmetic circuits integer
More informationAP Calculus BC 2003 Scoring Guidelines Form B
AP Calculus BC Scorig Guidelies Form B The materials icluded i these files are iteded for use by AP teachers for course ad exam preparatio; permissio for ay other use must be sought from the Advaced Placemet
More informationInfinite Sequences and Series
CHAPTER 4 Ifiite Sequeces ad Series 4.1. Sequeces A sequece is a ifiite ordered list of umbers, for example the sequece of odd positive itegers: 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29...
More informationA Network Monitoring System with a Peerto Peer Architecture
A Network Moitorig System with a Peerto Peer Architecture Paulo Salvador ad Rui Valadas Uiversity of Aveiro Istitute of Telecommuicatios Summary Motivatio Peertopeer architecture System elemets Data
More informationSimulated Annealing and the Knapsack Problem
Simulated Aealig ad the Kapsack Problem Bejami Misch December 19, 2012 1 The Kapsack Problem The kapsack problem is a classic ad widely studied computatioal problem i combiatorial optimizatio. We are give
More informationINDR 262 Optimization Models and Mathematical Programming LINEAR PROGRAMMING MODELS
LINEAR PROGRAMMING MODELS Commo termiology for liear programmig:  liear programmig models ivolve. resources deoted by i, there are m resources. activities deoted by, there are acitivities. performace
More informationThe Examples of Documents to Be Read
The Examples of Documets to Be Read Example : A use case for a automated system at a gas statio, describig how a customer purchases a parkig spot. Note that time of paymet is the same as purchase time
More informationIntroduction to Design of a Tiny Computer
Introduction to Design of a Tiny Computer (Background of LAB#4) Objective In this lab, we will build a tiny computer in Verilog. The execution results will be displayed in the HEX[3:0] of your board. Unlike
More informationComputer organization
Computer organization Computer design an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs
More informationBasic Elements of Arithmetic Sequences and Series
MA40S PRECALCULUS UNIT G GEOMETRIC SEQUENCES CLASS NOTES (COMPLETED NO NEED TO COPY NOTES FROM OVERHEAD) Basic Elemets of Arithmetic Sequeces ad Series Objective: To establish basic elemets of arithmetic
More informationComputing Systems. The Processor: Datapath and Control. The performance of a machine depends on 3 key factors:
Computing Systems The Processor: Datapath and Control claudio.talarico@mail.ewu.edu 1 Introduction The performance of a machine depends on 3 key factors: compiler and ISA instruction count clock cycle
More informationAnnuities Under Random Rates of Interest II By Abraham Zaks. Technion I.I.T. Haifa ISRAEL and Haifa University Haifa ISRAEL.
Auities Uder Radom Rates of Iterest II By Abraham Zas Techio I.I.T. Haifa ISRAEL ad Haifa Uiversity Haifa ISRAEL Departmet of Mathematics, Techio  Israel Istitute of Techology, 3000, Haifa, Israel I memory
More informationAuthentication  Access Control Default Security Active Directory Trusted Authentication Guest User or Anonymous (unauthenticated) Logging Out
FME Server Security Table of Cotets FME Server Autheticatio  Access Cotrol Default Security Active Directory Trusted Autheticatio Guest User or Aoymous (uautheticated) Loggig Out Authorizatio  Roles
More informationCS103X: Discrete Structures Homework 4 Solutions
CS103X: Discrete Structures Homewor 4 Solutios Due February 22, 2008 Exercise 1 10 poits. Silico Valley questios: a How may possible sixfigure salaries i whole dollar amouts are there that cotai at least
More informationPICO Pneumatic Crimping Tools QUALITY PRECISION SPEED
PICO Peumatic Crimpig Tools QUALITY PRECISION SPEED These versatile, lightweight peumatic powered crimpig tools cover a broad rage of requiremets for: COMMERCIAL * SPACE * MILITARY APPLICATIONS 24 AWG
More informationA Secure Implementation of Java Inner Classes
A Secure Implemetatio of Java Ier Classes By Aasua Bhowmik ad William Pugh Departmet of Computer Sciece Uiversity of Marylad More ifo at: http://www.cs.umd.edu/~pugh/java Motivatio ad Overview Preset implemetatio
More information