Digital Logic I EE Midterm Examination 10 2

Similar documents
CSE140: Midterm 1 Solution and Rubric

BOOLEAN ALGEBRA & LOGIC GATES

Simplifying Logic Circuits with Karnaugh Maps

Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

3.Basic Gate Combinations

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

CSE140: Components and Design Techniques for Digital Systems

Boolean Algebra Part 1

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Basic Logic Gates Richard E. Haskell

Combinational circuits

Gates, Circuits, and Boolean Algebra

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

2.0 Chapter Overview. 2.1 Boolean Algebra

Logic Reference Guide

Two-level logic using NAND gates

CHAPTER 3 Boolean Algebra and Digital Logic

Logic in Computer Science: Logic Gates

Unit 3 Boolean Algebra (Continued)

Karnaugh Maps (K-map) Alternate representation of a truth table

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Introduction. The Quine-McCluskey Method Handout 5 January 21, CSEE E6861y Prof. Steven Nowick

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

ENGI 241 Experiment 5 Basic Logic Gates

DESIGN OF GATE NETWORKS

EE360: Digital Design I Course Syllabus

Circuits and Boolean Expressions

Lecture 5: Gate Logic Logic Optimization

Switching Algebra and Logic Gates

Course Requirements & Evaluation Methods

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

CH3 Boolean Algebra (cont d)

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Binary Adders: Half Adders and Full Adders

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Combinational Logic Design

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Boolean Algebra (cont d) UNIT 3 BOOLEAN ALGEBRA (CONT D) Guidelines for Multiplying Out and Factoring. Objectives. Iris Hui-Ru Jiang Spring 2010

Understanding Logic Design

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Year 9 set 1 Mathematics notes, to accompany the 9H book.

6. BOOLEAN LOGIC DESIGN

Introduction to Fractions

Sum-of-Products and Product-of-Sums expressions

Lecture 8: Synchronous Digital Systems

C H A P T E R. Logic Circuits

COMPUTER SCIENCE. Paper 1 (THEORY)

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

DEPARTMENT OF INFORMATION TECHNLOGY

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

(1) /30 (2) /30 (3) /40 TOTAL /100

Sistemas Digitais I LESI - 2º ano

Lab 17: Building a 4-Digit 7-Segment LED Decoder

SAT Math Facts & Formulas Review Quiz

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Combinational Logic Design Process

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

CS311 Lecture: Sequential Circuits

#6 Opener Solutions. Move one more spot to your right. Introduce yourself if needed.

Figure 8-1 Four Possible Results of Adding Two Bits

Click on the links below to jump directly to the relevant section

MATH Fundamental Mathematics IV

Functional Dependencies and Finding a Minimal Cover

Chapter 2 Logic Gates and Introduction to Computer Architecture

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Chapter 5. Rational Expressions

Digital Systems. Syllabus 8/18/2010 1

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

If A is divided by B the result is 2/3. If B is divided by C the result is 4/7. What is the result if A is divided by C?

COMBINATIONAL CIRCUITS

Working with whole numbers

EE 209 Lab 1 Sound the Alarm

Using Logic to Design Computer Components

Specimen 2015 am/pm Time allowed: 1hr 30mins

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

Counters and Decoders

Adder.PPT(10/1/2009) 5.1. Lecture 13. Adder Circuits

Chapter 7 Memory and Programmable Logic

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY

Geometry 1. Unit 3: Perpendicular and Parallel Lines

Aim To help students prepare for the Academic Reading component of the IELTS exam.

The last three chapters introduced three major proof techniques: direct,

CHAPTER 2. Logic. 1. Logic Definitions. Notation: Variables are used to represent propositions. The most common variables used are p, q, and r.

Computer Engineering 290. Digital Design: I. Lecture Notes Summer 2002

Solutions Manual for How to Read and Do Proofs

Math Review. for the Quantitative Reasoning Measure of the GRE revised General Test

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, The Binary Adder

Napier University. School of Engineering. Electronic Engineering A Module: SE42205 Digital Design

MULTIPLICATION AND DIVISION OF REAL NUMBERS In this section we will complete the study of the four basic operations with real numbers.

Advanced Logic Design Techniques in Asynchronous Sequential Circuit Synthesis

Transcription:

Name Solution Digital Logic I EE - Midterm Examination 9 November, : : CST Exam Rules Use only a pencil or pen. No calculators of any kind are allowed. Texting is out of the question. Problem ( pts) Problem ( pts) Problem ( pts) Problem ( pts) Problem ( pts) Problem ( pts) Alias Saila Exam Total ( pts) Good Luck!

Problem : ( pts) The problems below are based on the following Boolean function: (a + bc + b c )(abc ) (a) Draw a logic diagram (using AND, OR, and NOT gates) corresponding to the Boolean function. (Do not simplify the expression.) Logic diagram. Solution appears below. a b c (b) Write the Boolean function in minterm canonical form. (Show a Boolean expression, not just a list of minterm numbers.) Hint: For most people directly constructing a truth table would be easier than algebraic manipulation. Expression in minterm canonical form. Solution: abc + abc + abc + abc + abc (c) Write the Boolean function in maxterm canonical form. Expression in maxterm canonical form. Solution: (a + b + c)(a + b + c)(a + b + c) Grading Note: A common mistake is inverting the wrong literals. For example, (a + b + c) instead of the correct first term, (a + b + c).

(d) Draw a Karnaugh map for the expression. (Just draw the Karnaugh map, don t use it to simplify the expression.) Karnaugh map, including variables and row and column numbers. Solution appears below: a bc

Problem : ( pts) Consider the Karnaugh map below. xy zw x'yz' x'z'w yw' xy'w yzw' y'z'w (a) Write in the row and column numbers. Row and column numbers. Solution appears on the diagram above in blue. (The boxes circled with a heavy red line are a solution to a following part.) (b) List all of the prime implicants both on the Karnaugh map above, and as a list below. Prime implicants circled on Karnaugh map. List prime implicant expressions below. They are: (c) In the list of prime implicants above, write an E next to each essential prime implicant. Write an E next to essential prime implicants. Prime Implicants: E y w xy z xz w E xy w y z w Grading Note: A common mistake was marking an implicant as essential when it really wasn t. Perhaps this was due to the misconception that an implicant that appears in a minimum cost expression must be essential.

(d) Provide an example of an implicant that s neither a prime implicant, nor a minterm. Circle this implicant and show the corresponding Boolean expression. Grading Note: The original wording of the checkbox item below was slightly different in the original exam. Circle implicant that s neither a minterm nor a prime implicant. Show an expression for the implicant. On the diagram above the implicant is circled with a thick red line, on the right of the Karnaugh map. (e) Based on the Karnaugh map show a minimum-cost expression for this logic function. Minimum-cost expression. The minimum cost expression is: y w + xy w + x z w

Problem : ( pts) Consider the Boolean function below: ab + b c + a bc (a) Use a 8 decoder plus whatever logic gates are needed to implement this function. Implement using 8 decoder and gates. For a decoder implementation one must identify the minterms. One easy way to do that is to construct a truth table. The minterms are m, m, m, and m. Since there are three variables (a, b, and c) a 8 decoder is needed. The decoder outputs corresponding to these minterms are connected to an OR gate, as is done in the following diagram. a b c x 8 decoder msb lsb EN (b) Use an 8-input multiplexer to implement this function. Implement using an 8-input multiplexer. As with the decoder, minterms are used. Set the multiplexer inputs corresponding to the minterms to, and set the other inputs to. The select inputs are connected to the variables. a b c msb lsb

(c) Use a multiplexer and additional logic, including possibly exclusive-or gates, to implement this function by performing a Shannon expansion with respect to a (use a as the multiplexer control input). Hint: it might be easier to eyeball a truth table than to do this by algebraic manipulation. Implement using a multiplexer based on a. When a = the function is b c + bc = b c. When a = the function is b + b c = b. These two expressions are used for the multiplexer inputs as is done in the diagram below: c b a

Problem : ( pts) Show how to implement the 8-input multiplexers described below. In each case the three select input bits should be labeled s, s, s, with s being least significant. Label the data inputs to. (a) Implement an 8-input multiplexer using two -input multiplexers and a -input multiplexer. Eight-input mux using two -input multiplexers. Solution appears below. s s s msb lsb 8

(b) Implement an 8-input multiplexer using four -input multiplexers and one -input multiplexer. Eight-input mux using four -input multiplexers and a -input mux. Solution appears below. s s s MSB LSB 9

Problem : ( pts) Implement the devices as described below. (a) Show the logic gates needed to implement a decoder, include an enable input. Appropriately label the inputs and outputs. Logic diagram for a decoder, just use gates. Include logic for enable input. Grading Note: Several students had the correct logic diagram fur the decoder, but then OR d together all of the outputs. s s EN (b) Show how to implement an 8-input multiplexer using a decoder and logic gates. Appropriately label the inputs and outputs. Logic diagram for an 8-input multiplexer using gates and a decoder. Solution appears below: Mux Data Inputs s s s x 8 decoder msb lsb EN

Problem : ( pts) Answer each question below. (a) Consider five seats, numbered to, arranged in a circle and described by Boolean variables i to i. Boolean variable i is true if seat is occupied and i is false if the seat is not occupied (no one is sitting in the seat), likewise for i, i, i, and i. Write a Boolean expression that s true if at least two people are sitting next to each other and at least one seat is not occupied. (Note: Just write one Boolean expression.) Hint: This can easily be solved without a truth table. Boolean expression. The solution is: (i i + i i + i i + i i + i i )(i i i i i ) The terms such as i i are for adjacent pairs of occupied chairs. The factor i i i i i forces the expression to be zero when all chairs are occupied. (b) The statement below is not true. Explain why and correct it. By implementing a sum-of-products expression using only NAND gates (in place of AND and OR gates) we expose additional opportunities for simplification. Statement is incorrect because...... because the two expressions are essentially identical. The real reason for using NAND gates is...... that in some device technologies, such as TTL, NAND gates are faster and less expensive than AND gates.