555 Timer MONOSTABLE MODE. 555 is an IC used to generate a clock. The two attributes of a clock are Frequency Duty cycle.

Similar documents
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

1. Learn about the 555 timer integrated circuit and applications 2. Apply the 555 timer to build an infrared (IR) transmitter and receiver

The components. E3: Digital electronics. Goals:

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

A Lesson on Digital Clocks, One Shots and Counters

Upon completion of unit 1.1, students will be able to

A Lesson on Digital Clocks, One Shots and Counters

Counters and Decoders

A Digital Timer Implementation using 7 Segment Displays

EXPERIMENT 8. Flip-Flops and Sequential Circuits

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Decimal Number (base 10) Binary Number (base 2)

CHAPTER 11: Flip Flops

Module 3: Floyd, Digital Fundamental

3-Digit Counter and Display

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

BINARY CODED DECIMAL: B.C.D.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

PLL frequency synthesizer

ARRL Morse Code Oscillator, How It Works By: Mark Spencer, WA8SME

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

LOGICOS SERIE Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

Digital Electronics Detailed Outline

Ultrasound Distance Measurement

Copyright Peter R. Rony All rights reserved.

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

Content Map For Career & Technology

Chapter 9 Latches, Flip-Flops, and Timers

DEPARTMENT OF INFORMATION TECHNLOGY

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

Counters. Present State Next State A B A B

Interfacing To Alphanumeric Displays

Lecture 8: Synchronous Digital Systems

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Operational Amplifier as mono stable multi vibrator

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

Ignition Alert Anti-Theft Security System for Motorbikes with Remote Control Amit Yadav, Anushri Jha, Neelesh Gupta

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip

Digital Logic Elements, Clock, and Memory Elements

Chapter 6: From Digital-to-Analog and Back Again

Microtronics technologies Mobile:

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Lecture-3 MEMORY: Development of Memory:

css Custom Silicon Solutions, Inc.

Operating Manual Ver.1.1

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FEATURES DESCRIPTION. PT6321 Fluorescent Display Tube Controller Driver

COMBINATIONAL CIRCUITS

Lab 11 Digital Dice. Figure Digital Dice Circuit on NI ELVIS II Workstation

Fig1-1 2-bit asynchronous counter

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Asynchronous counters, except for the first block, work independently from a system clock.

Digital To Analog Converter with Sine Wave Output

Digital to Analog and Analog to Digital Conversion

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

HD44780-Based LCD Modules. Introduction to the LM018L

2 : BISTABLES. In this Chapter, you will find out about bistables which are the fundamental building blocks of electronic counting circuits.

6-BIT UNIVERSAL UP/DOWN COUNTER

Figure 8-1 Four Possible Results of Adding Two Bits

Apprentice Telecommunications Technician Test (CTT) Study Guide

Sequential Logic Design Principles.Latches and Flip-Flops

Low Cost Pure Sine Wave Solar Inverter Circuit

DATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS

GRADE 11A: Physics 5. UNIT 11AP.5 6 hours. Electronic devices. Resources. About this unit. Previous learning. Expectations

LM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.

CHAPTER 3 Boolean Algebra and Digital Logic

Microprocessor & Assembly Language

LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

1. Oscilloscope is basically a graph-displaying device-it draws a graph of an electrical signal.

WEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1

GDM1602A SPECIFICATIONS OF LCD MODULE. Features. Outline dimension

DIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department

ASYNCHRONOUS COUNTERS

Standart TTL, Serie Art.Gruppe

Gates, Circuits, and Boolean Algebra

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16290(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : JUL.03,2001 TOTAL PAGE : 7

Timer A (0 and 1) and PWM EE3376

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

Universidad Interamericana de Puerto Rico Recinto de Bayamón Escuela de Ingeniería Departamento de Ingeniería Eléctrica

DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

Chapter 10 Advanced CMOS Circuits

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

DS1307ZN. 64 x 8 Serial Real-Time Clock

Features. Applications

Adding Heart to Your Technology

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Course Guide Electronics AS LEVEL

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

OPTICAL COMMUNICATION BASED STEPPER MOTOR CONTROL USING PULSE WIDTH MODULATION

Semiconduttori - C-MOS

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 16400(LED TYPES) EXAMINED BY : FILE NO. CAS ISSUE : JAN.19,2000 TOTAL PAGE : 7 APPROVED BY:

Transcription:

555 Timer 555 is an IC used to generate a clock. The two attributes of a clock are Frequency Duty cycle. Both of these can be changed using this IC, however the duty cycle is always <50%. There are two modes in which 555 can run. MONOSTABLE MODE As the name suggests; in this mode the output is stable in only one (mono) state i.e. off state. Thus it can stay only for a finite time, if triggered, to the other state i.e. on state. This time can be set choosing appropriate values of resistances in the formula:

ASTABLE MODE In this mode; the output is stable neither in high state nor in low state. Hence it oscillates from one state to another giving us a square wave or clock. We can set the clock frequency and Duty cycle D by the formulae: NOTE: Capacitor C2 is just to filter the noise and its value can be suitably chosen to be 0.01μF. It can also be neglected.

4029 Counter With the clock made, we are ready to count the number of pulses passed into the circuit. Note that any kind of counting requires a memory (you got to know that you have just counted 3 to go to 4!). Hence 4029 can also be used as a memory element that remembers its immediate previous state. Pin no. Name Pin Function 1 Parallel Load If given high; loads the value of Parallel Input bit into the output bits. Low for normal operation. 2 Output Bit 3 Most significant bit of output 3 Parallel Input Bit 3 Most significant bit of parallel input 4 Parallel Input Bit 0 Least significant bit of parallel input 5 Clock Enable Bar Low on this pin enables counting as per the clock received 6 Output Bit 0 Least significant bit of output 7 TC Bar Output bit that gives a low when the count is complete. Can be used to signal the end of counting. 8 Vss (Gnd) Needed for powering 9 Binary/Dec To choose b/w binary and hexadecimal modes (low for decimal mode and high for Binary mode) 10 Up/Down Count To choose b/w up counting and down counting modes (low for down counting mode and high for up counting mode) 11 Output Bit 1 2 nd bit of output 12 Parallel Input Bit 1 2 nd bit of parallel input 13 Parallel Input Bit 2 3 rd bit of parallel input 14 Output Bit 2 3 rd bit of output 15 Clock Pulse Clock pulse is given here 16 Vdd (Live) Needed for powering

7447: BCD to 7 segment display decoder For displaying the number in the counter output on a seven segment display (i.e. 7 LEDs making up a figure of 8 as in a general calculator. See fig. ) we need to decode the 4 bits and match them to the 7 pins for lighting the LEDs corresponding to the number. This work is done by 7447. Pin No. Name Pin Function 1 Input Pin B 2 nd bit of Input 2 Input Pin C 3 rd bit of Input 3 Lamp Test Bar To check whether all LEDs are glowing (High for normal function, Low to glow all LEDs) 4 BI / RBI Keep high for normal function 5 RBI Keep high for normal function 6 Input Pin D Most significant bit of Input 7 Input Pin A Least significant bit of Input 8 Gnd For powering the IC 9-15 Output Pins a-g of 7447 To be connected to 7 segment display 16 Vcc For powering the IC NOTE: The COM pins are to be connected to Vcc via 220 ohm resistor. The dot pin is just for display of decimal point and essentially only makes the upper and lower sides distinguishable from each other for a single display. Without the asymmetry produced by dot how will we be able to see which side is upper and which is lower?

LOGIC GATES 4069 : NOT GATE 4081: 2 INPUT AND GATE 4073: 3 INPUT AND GATE

4071: 2 INPUT OR GATE 4075: 3 INPUT OR GATE 4070 : 2 INPUT XOR GATE Note : Other gates such as NOR, NAND are also available.

4051 : 8X1 multiplexer/demultiplexer Pin Symbol E VEE VSS S1, S2, S3 Y0 Y7 Z VDD Pin Function Kept low to enable normal functioning of MUX/DEMUX Ground Selection Pin Inputs Independent Input or Output Pins Common Input or Output Pin 4052 : 4X1 multiplexer/demultiplexer Pin Symbol Pin Function E Kept low to enable normal functioning of MUX/DEMUX VEE VSS Ground S1, S2 Selection Pin Inputs 1Y0 1Y3, 2Y0 2Y3 Independent Input or Output Pins 1Z, 2Z Common Input or Output Pin VDD Note : 2X1 and 16X1 MUX/DEMUX are also available and has similar pin configuration.