Advanced electrical analysis of embedded memory cells using Atomic Force Probing

Similar documents
Mass production, R&D Failure analysis. Fault site pin-pointing (EM, OBIRCH, FIB, etc. ) Bottleneck Physical science analysis (SEM, TEM, Auger, etc.

Nanoscale Resolution Options for Optical Localization Techniques. C. Boit TU Berlin Chair of Semiconductor Devices

Advanced VLSI Design CMOS Processing Technology

DualBeam Solutions for Electrical Nanoprobing

Long Term Data Retention of Flash Cells Used in Critical Applications

Winbond W971GG6JB-25 1 Gbit DDR2 SDRAM 65 nm CMOS DRAM Process

Ultra-High Density Phase-Change Storage and Memory

ADVANCED IC REVERSE ENGINEERING TECHNIQUES: IN DEPTH ANALYSIS OF A MODERN SMART CARD. Olivier THOMAS Blackhat USA 2015

Calibration of AFM with virtual standards; robust, versatile and accurate. Richard Koops VSL Dutch Metrology Institute Delft

h e l p s y o u C O N T R O L

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1

SLC vs MLC NAND and The Impact of Technology Scaling. White paper CTWP010

Smart Card Security How Can We Be So Sure?

Evaluating Embedded Non-Volatile Memory for 65nm and Beyond

Introduction to VLSI Fabrication Technologies. Emanuele Baravelli

AN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas.

Yaffs NAND Flash Failure Mitigation

Intel Q3GM ES 32 nm CPU (from Core i5 660)

Implementation Of High-k/Metal Gates In High-Volume Manufacturing

CONTENTS. Preface Energy bands of a crystal (intuitive approach)

SEM/FIB Workbench. Klocke Nanotechnik. Microtechnology Network. Motion from the Nanoworld. One of 279 members in a. Pascalstr. 17 Aachen, Germany

Micron MT9D111 2 Megapixel CMOS Image Sensor Functional Analysis

Local Heating Attacks on Flash Memory Devices. Dr Sergei Skorobogatov

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology

STMicroelectronics. Deep Sub-Micron Processes 130nm, 65 nm, 40nm, 28nm CMOS, 28nm FDSOI. SOI Processes 130nm, 65nm. SiGe 130nm

Fabrication and Manufacturing (Basics) Batch processes

Intel s Revolutionary 22 nm Transistor Technology

Nanotechnologies for the Integrated Circuits

The MOSFET Transistor

Chapter 2 Sources of Variation

Flash Memories. João Pela (52270), João Santos (55295) December 22, 2008 IST

Copyright 2015 ASM International.

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Nanoelectronics 09. Atsufumi Hirohata Department of Electronics. Quick Review over the Last Lecture

Winbond W2E512/W27E257 EEPROM

StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs

FLASH TECHNOLOGY DRAM/EPROM. Flash Year Source: Intel/ICE, "Memory 1996"

SLC vs MLC: Which is best for high-reliability apps?

The Focused Ion Beam Scanning Electron Microscope: A tool for sample preparation, two and three dimensional imaging. Jacob R.

Nano-Spectroscopy. Solutions AFM-Raman, TERS, NSOM Chemical imaging at the nanoscale

SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper

Nanometer-scale imaging and metrology, nano-fabrication with the Orion Helium Ion Microscope

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

AMD AXDA3000DKV4D Athlon TM XP Microprocessor Structural Analysis

Usage of Carbon Nanotubes in Scanning Probe Microscopes as Probe. Keywords: Carbon Nanotube, Scanning Probe Microscope

VLSI Fabrication Process

SLC vs. MLC: An Analysis of Flash Memory

Module 7 : I/O PADs Lecture 33 : I/O PADs

Data remanence in Flash Memory Devices

1700V Bi-Mode Insulated Gate Transistor (BIGT) on Thin Wafer Technology

Highly Scalable NAND Flash Memory Cell Design Embracing Backside Charge Storage

Total Hot Spot Management from Design Rule Definition to Silicon Fabrication

DESIGN, FABRICATION AND ELETRICAL CHARACTERIZATION OF SOI FINFET TRANSISTORS

Layout and Cross-section of an inverter. Lecture 5. Layout Design. Electric Handles Objects. Layout & Fabrication. A V i

Semiconductor Memories

Flash Memory Jan Genoe KHLim Universitaire Campus, Gebouw B 3590 Diepenbeek Belgium

Micron MT29F2G08AAB 2 Gbit NAND Flash Memory Structural Analysis

NEAR FIELD OPTICAL MICROSCOPY AND SPECTROSCOPY WITH STM AND AFM PROBES

Project 2B Building a Solar Cell (2): Solar Cell Performance

Silicon-On-Glass MEMS. Design. Handbook

New Ferroelectric Material for Embedded FRAM LSIs

Here we introduced (1) basic circuit for logic and (2)recent nano-devices, and presented (3) some practical issues on nano-devices.

ESP-CV Custom Design Formal Equivalence Checking Based on Symbolic Simulation

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

Coating Technology: Evaporation Vs Sputtering

Automotive Electronics Council Component Technical Committee

1. Photon Beam Damage and Charging at Solid Surfaces John H. Thomas III

IBS - Ion Beam Services

Bob York. Transistor Basics - MOSFETs

Objective. Testing Principle. Types of Testing. Characterization Test. Verification Testing. VLSI Design Verification and Testing.

Electron Microscopy 3. SEM. Image formation, detection, resolution, signal to noise ratio, interaction volume, contrasts

3D NAND Technology Implications to Enterprise Storage Applications

MRF175GU MRF175GV The RF MOSFET Line 200/150W, 500MHz, 28V

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications

Evaluation of combined EBIC/FIB methods for solar cell characterization

Computer Systems Structure Main Memory Organization

Wire Bonding A Closer Look

OPTIMIZING OF THERMAL EVAPORATION PROCESS COMPARED TO MAGNETRON SPUTTERING FOR FABRICATION OF TITANIA QUANTUM DOTS

Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary

1. Memory technology & Hierarchy

Interfacing 3V and 5V applications

Cathode Ray Tube. Introduction. Functional principle

CHAPTER 11: Flip Flops

Scanning Probe Microscopy

New 3-Dimensional AFM for CD Measurement and Sidewall Characterization

Chapter 5 :: Memory and Logic Arrays

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

ECE 410: VLSI Design Course Introduction

Atomic Force Microscopy Observation and Characterization of a CD Stamper, Lycopodium Spores, and Step-Height Standard Diffraction Grating

A Plasma Doping Process for 3D FinFET Source/ Drain Extensions

Non-Contact Test Access for Surface Mount Technology IEEE

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages

Evaluation of the Surface State Using Charge Pumping Methods

Scanning Near Field Optical Microscopy: Principle, Instrumentation and Applications

Lecture 6 Scanning Tunneling Microscopy (STM) General components of STM; Tunneling current; Feedback system; Tip --- the probe.

Low Power and Reliable SRAM Memory Cell and Array Design

Transcription:

Microelectronics Reliability 45 (2005) 1509 1513 www.elsevier.com/locate/microrel Advanced electrical analysis of embedded memory cells using Atomic Force Probing M. Grützner * Department of Failure Analysis, Infineon Technologies AG, Munich, Germany Abstract To identify the failure cause of embedded memory cells - e.g. SRAM with 6 transistors - it is often necessary to measure the electrical parameters of each transistor. Until now, on integrated circuits with small feature size and pitch, this was only possible using FIB probing pads or SEM probers, but both methods are complex and error-prone. Today Atomic Force Probing (AFP) provides a powerful alternative, allowing fast and non-destructive characterization of single transistors. In this paper the functional principle of the technique is introduced. Three case studies of SRAM, ROM and NVM cells illustrate the successful application of this nano-probing tool. Ó 2005 Elsevier Ltd. All rights reserved. 1. Motivation A failing cell in an embedded memory can usually be localized by ATE testing in combination with builtin self-test features (MBIST) of the device [2,3]. But when it comes to the identification of the failure cause, these tools have a blind spot regarding what is wrong inside of the cell. Some types of defects (e.g. large particles) can be found by cross-sectioning or delayering the die and analyzing the failing region by SEM imaging or voltage contrast. But if this approach is without success, further localization within the cell is required [1]. In case of such a challenging problem in an SRAM cell with 6 or more transistors it is necessary to measure the electrical parameters of each single transistor. Until a short time ago, on CMOS devices with feature sizes of 180nm and below this was only possible by using FIB probing pads (fig. 1) or SEM probers. But both methods have considerable drawbacks. *) markus.gruetzner@infineon.com +49 89 23427089 Disadvantages of FIB probing pads: The preparation effort is very high. On densely packed layouts the preparation is error-prone because the spacing is too narrow for reliable FIB contacting. There is a considerable risk of transistor parameter drift by implantation of Ga ions [4,5]. The access to circuit nodes is quite limited. It is hardly possible to measure more than one transistor inside of a cell because the FIB probing pads cover the adjacent transistors. Disadvantages of SEM probing: Due to the lack of a force control mechanism, sample and probe needle are exposed to high mechanical stress. Surface contamination by the electron beam might lead to contact problems. Contacting and measurement is error-prone on small geometries because the contact point of the probe tip is not visible in the e-beam image. 0026-2714/$ - see front matter Ó 2005 Elsevier Ltd. All rights reserved. doi:10.1016/j.microrel.2005.07.054

1510 M. Grützner / Microelectronics Reliability 45 (2005) 1509 1513 The best sample preparation method for single transistor measurement on an IC is the removal of all metal layers by mechanical polishing. Then the probes have direct access to all transistor terminals (fig. 2,3). For contrast enhancement of the AFM micrograph, a few nanometers of topography can be created by a slight oxide etch (fig. 4). Fig. 1. FIB probing pads for measurement of one complete SRAM cell (single transistors can not be measured), access to adjacent cells is obstructed Recent advancements of Atomic Force Probers (AFP) provide a powerful alternative avoiding these problems. This tool allows fast and accurate DC characterization of single transistors in an integrated circuit while keeping preparation side effects at a minimum. Fig. 2: Typical cross-section of an SRAM, dotted line indicates the preparation target 2. Functional principle of AFP nanoprobing The basic technique of atomic force nano-probing is quite similar to a conventional Atomic Force Microscope (AFM). Using piezo actuators and force feedback control, an AFP probe scans the region of interest on a sample to create a high resolution topographical map of the surface. This AFM image is subsequently used to position the same probe on a circuit node (e.g. a tungsten contact plug) to make a low-resistance ohmic connection (fig. 4). Then the DC characterization can be done using a parameter analyzer connected to the probes (fig. 5). The main differences to a conventional AFM are: Two or more probes are used simultaneously. The topographical images created by each probe can be aligned to each other (fig. 4). The probes can be positioned extremely close to each other. This can be achieved by using sharp tungsten needles instead of conventional AFM probe tips [6]. Fig. 3: SEM micrograph of a top-down polished sample (area of one SRAM cell marked by rectangle), contact plugs grant access to all transistor terminals

M. Grützner / Microelectronics Reliability 45 (2005) 1509 1513 1511 3.1. SRAM single cell failure This example shows a single cell failure of a standard 6T single port SRAM manufactured in a 180nm process. After polishing the sample down to contact level, all 6 transistors were characterized using AFP. First the diodes between the source/drain regions and n-well/substrate were measured. All diode curves were without objection. The second step was the acquisition of the ID-vs.-VD family of curves and the ID-vs.-VG curve of each transistor. While 3 n-fets and 2 p-fets were without objection, one n-fet showed a leakage current between source and drain (fig. 6). The subsequent TEM cross-section revealed a dislocation (silicon crystal defect) causing a leakage path through the channel region of this n-fet (fig. 7). Fig. 4: Topographical AFM image of the polished SRAM sample (overlay of 3 probes) used for positioning the AFP probes on the tungsten contact plugs Fig. 6: ID-vs.-VG characteristic shows leakage between source and drain Fig. 5: Transistor parameters of a 180nm n-fet measured via 3 AFP probes on source, drain and gate 3. Case studies The preparation and measurement techniques described above were successfully used in the following analysis cases. Fig. 7: TEM cross-section micrograph, dislocation causing leakage between source and drain

1512 M. Grützner / Microelectronics Reliability 45 (2005) 1509 1513 3.2. ROM bitline failure The second example shows a 130nm diffusion-type ROM with a complete failure of one bitline (BL). Backside emission microscopy showed a spot within the cell array at the failing bitline, leading to the assumption that the BL fail was actually caused by a single defective cell. The bitline address of this cell was already known from the ATE test, but the optical resolution of the photo-emission spot was too poor to identify the exact wordline address. Therefore all possible candidates (approx. 10 BL contacts) were measured by AFP to localize the failing cell. Thus it was possible to identify one of the contacts having a leakage current to the n-well (fig. 8). Fig. 9: Dislocation at one of the transistors connected to the leaking bitline contact 3.3. Direct read/write of an NVM cell Fig. 8: Leaking bitline contact in comparison to a good reference contact A TEM cross-section revealed a dislocation underneath the gate of the transistor connected to the leaking BL contact (fig. 9). The subject of this example is not an actual failure but it illustrates the successful attempt to read and write a single cell of an embedded Non-Volatile Memory (NVM) in 0.25µm Flash technology. The sample preparation was similar to the previously desribed examples. Using the tungsten contact plugs, the terminals of the NVM cell were connected to a parameter analyzer using the AFP probes. The logical state of the cell is reflected in the threshold voltage of the FET and can be determined by measuring the ID-vs.-VG characteristic. By applying a programming voltage pulse of +15V the threshold voltage could be shifted by approx. 5V (fig. 10). The cell could be erased by applying a negative programming voltage of -15V. These program and erase operations were repeated several times to prove that the effect was reversible and reproducible. Fig. 10 shows several curves compiled from consecutive program/erase cycles.

M. Grützner / Microelectronics Reliability 45 (2005) 1509 1513 1513 Acknowledgements The author would like to thank his colleagues A. Stuffer and F. Kerschl for their support with the AFP measurements and F. Siegelin for TEM analysis and for providing the NVM example. References Fig. 10: Reversible shift of threshold voltage by applying +/-15V programming pulses via AFP probes On most products with embedded NVM memories it is impossible to write single bits instead of whole data words or to vary the programming voltage. Therefore the direct access via AFP is a major step forward towards a precise characterization of the NVM cell parameters. 4. Conclusion While in the past years commercial AFP systems have still suffered from mechanical instability, recently developed tools have advanced to a state where they can be used productively in a failure analysis lab. The AFP technique has proven to be able to extend the range of failure localization by electrical characterization beyond the former geometrical limits. Besides the analysis of physical defects there are also other interesting fields of application. Resulting from ever shrinking feature sizes and decreasing supply voltages, experts predict that statistical parametric deviations and local mismatches of aggressively designed memory cells will play a larger role as yield detractors. Due to the non-invasiveness of the preparation, AFP-assisted DC characterization is a suitable way to verify device libraries of a certain technology node by comparing the measured transistor parameters to simulation data. Therefore there will be a significantly higher demand for single transistor characterization for forthcoming technology generations. The AFP method looks like a very promising candidate for covering these needs. [1] P. Egger, C. Burmer, SRAM Failure Analysis Strategy, Proceedings from the 29 th International Symposium for Testing and Failure Analysis ISTFA 2003 [2] A.J. van de Goor, Testing semiconductor memories: theory and practice, published by John Wiley & Sons Inc., New York 1991 [3] A. Stuffer, Interactive and non-destructive verification of SRAM scrambling with laser, Proceedings of the 15 th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, ESREF 2004 [4] W. Lehner, Study on a Single NFET Degradation After Circuit Modification with FIB, Conference Proceedings from the 28 th International Symposium for Testing and Failure Analysis ISTFA 2002 [5] N. Antoniou, D. Monforte, Reliability of Bipolar and MOS circuits after FIB modification, Conference Proceedings from the 27th International Symposium for Testing and Failure Analysis ISTFA 2001 [6] A. Erickson, What Can a Failure Analyst Do With an AFM?, Conference Proceedings from the 28 th International Symposium for Testing and Failure Analysis ISTFA 2002 [7] T. Tong, A. Erickson, Current Imaging Atomic Force Microscopy (CI-AFM) combined with Atomic Force Probing (AFP) for location and characterization of advanced technology node, Conference Proceedings from the 30 th International Symposium for Testing and Failure Analysis ISTFA 2004 [8] R. Mulder, S. Subramanian, E. Widener, T. Chrastecky, Improved SRAM 6T Bit Cell Failure Analysis using MCSpice Bit Cell Defect Modeling, Proceedings from the 29 th International Symposium for Testing and Failure Analysis ISTFA 2003 [9] B. Mauck, V. Ravichandran, U. Mughal, On-Die Parametric Analysis of SRAM, Conference Proceedings from the 30 th International Symposium for Testing and Failure Analysis ISTFA 2004 [10] T. Kane, M. Tenney, Electrical Characterization of sub-30nm Gatelength SOI MOSFETs, Conference Proceedings from the 30 th International Symposium for Testing and Failure Analysis ISTFA 2004 [11] T. Kane, P. McGinnis, B. Engel, Electrical Characterization of Circuits with Low K Dielectric Films and Copper Interconnects, Conference Proceedings from the 27th International Symposium for Testing and Failure Analysis ISTFA 2001