Exp. No. (2) Exclusive OR Gate and it's Applications

Similar documents
Understanding Logic Design

Binary Adders: Half Adders and Full Adders

The string of digits in the binary number system represents the quantity

Logic gates. Chapter. 9.1 Logic gates. MIL symbols. Learning Summary. In this chapter you will learn about: Logic gates

COMBINATIONAL CIRCUITS

2011, The McGraw-Hill Companies, Inc. Chapter 3

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

ASYNCHRONOUS COUNTERS

Counters and Decoders

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Basic Logic Gates Richard E. Haskell

Chapter 3 Digital Basics

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Figure 8-1 Four Possible Results of Adding Two Bits

Sistemas Digitais I LESI - 2º ano

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Elementary Logic Gates

CHAPTER 3 Boolean Algebra and Digital Logic

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

ENGI 241 Experiment 5 Basic Logic Gates

Chapter 2 Logic Gates and Introduction to Computer Architecture

Digital codes. Resources and methods for learning about these subjects (list a few here, in preparation for your research):

Sheet 7 (Chapter 10)

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Gates, Circuits, and Boolean Algebra

Chapter 1: Digital Systems and Binary Numbers

[ 4 ] Logic Symbols and Truth Table

Two's Complement Adder/Subtractor Lab L03

EE 261 Introduction to Logic Circuits. Module #2 Number Systems

Counters are sequential circuits which "count" through a specific state sequence.

Flip-Flops, Registers, Counters, and a Simple Processor

Levent EREN A-306 Office Phone: INTRODUCTION TO DIGITAL LOGIC

Number and codes in digital systems

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Binary full adder. 2-bit ripple-carry adder. CSE 370 Spring 2006 Introduction to Digital Design Lecture 12: Adders

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

CSE140 Homework #7 - Solution

Decimal Number (base 10) Binary Number (base 2)

The components. E3: Digital electronics. Goals:

Lecture N -1- PHYS Microcontrollers

Upon completion of unit 1.1, students will be able to

Multipliers. Introduction

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

Gray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004

BINARY CODED DECIMAL: B.C.D.

Lecture 4: Binary. CS442: Great Insights in Computer Science Michael L. Littman, Spring I-Before-E, Continued

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Lecture 8: Synchronous Digital Systems

LSN 2 Number Systems. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED

(Refer Slide Time: 00:01:16 min)

Module 3: Floyd, Digital Fundamental

Let s put together a Manual Processor

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Digital Logic Elements, Clock, and Memory Elements

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

Input, Process and Output

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

Systems I: Computer Organization and Architecture

Multiplexers Two Types + Verilog

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

Digital Electronics Detailed Outline

Ladder and Functional Block Programming

RS - SPM. Serial parallel translator module

3.Basic Gate Combinations

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

Chapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Sum-of-Products and Product-of-Sums expressions

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Binary Representation. Number Systems. Base 10, Base 2, Base 16. Positional Notation. Conversion of Any Base to Decimal.

HOMEWORK # 2 SOLUTIO

Lab 1: Full Adder 0.0

Today. Binary addition Representing negative numbers. Andrew H. Fagg: Embedded Real- Time Systems: Binary Arithmetic

Android based Alcohol detection system using Bluetooth technology

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

Operating Manual Ver.1.1

(1) /30 (2) /30 (3) /40 TOTAL /100

Karnaugh Maps (K-map) Alternate representation of a truth table

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

Chapter 6: From Digital-to-Analog and Back Again

6. BOOLEAN LOGIC DESIGN

ANALOG & DIGITAL ELECTRONICS

CPEN Digital Logic Design Binary Systems

Theory of Logic Circuits. Laboratory manual. Exercise 3

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Basics of Digital Recording

Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course

ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path

Combinational Logic Design

COMP 250 Fall 2012 lecture 2 binary representations Sept. 11, 2012

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Transcription:

University of Technology Laser & Optoelectronics Engineering Department Digital Electronics lab. Object Exp. No. (2) Exclusive OR Gate and it's pplications To study the logic function of exclusive OR (OR) gate, and become familiar with some of it's applications. Theory The output of OR gate, is logic (1) when both inputs are different, and is logic (0) when inputs are the same, Fig. (1) gives the symbol and truth table for this gate. = = 0 0 0 0 1 1 1 0 1 1 1 0 Fig. (1) Exclusive OR gate with it's Truth Table lgebraically OR output can be written as implement as in Fig. (2): = +, and can be () Different Gates. () NND Gates only. Fig. (2) Implementation of OR gate 1

pplications of OR gate There are many applications for OR gate such as: 1. rithmetic Operations: The OR gate also called (Medulo Two dder), since it is used t give the sum of two binary numbers, it has been used in many arithmetic circuits (it will be explained in latter experiments). 2. Parity Checker: One of the advantages of using digital system, is it's capability of detecting and correction errors. This is used specially when digital information is transmitted or stored. One of the simplest form of error detecting is the parity checker, assume that, we have four bit word, to detect the occurrence of an odd number of errors in this word, a single bit will be added to the word that makes the number of "ones" in the word either even number "Even Parity" or odd number "Odd Parity", so, if an odd number of error occurred in the word then the total number of ones will not remain the same, it will change from odd to even or from even to odd. The OR gate is the most suitable circuit to provide parity checker. Fig. (2) given the circuit of four bit even parity checker, to have an odd parity checker, we need to complement the output. C D Even Parity it Fig. (3) Four it Even Parity Checker. 2

3. Controlled Inverter: The OR gate can be used as a "NOT" gate by connecting one of the inputs to the logic (1), for this reason it can be used to complement a word by using one of the inputs as control line, as shown in Fig. (4), when control signal is logic (0) then, = ; Y = ; Z = C. When control signal is logic (1) then, = ; Y = ; Z = C C Control Signal Y Z Fig. (4) Controlled Inverter. 4. inary to Gray / Gray to inary Conversion: The gray code is widely used in many digital systems, specially in shaft register encoders and analog to digital conversion, but it is difficult to use the gray-code in arithmetic operations, since there are only one bit change between two consecutive gray code number, and it is unweighted code, and the OR gate is the most suitable gate for this purpose as shown in Fig. (5). 11

1 2 3 4 Gray C D MS Code MS inary Code MS (a) C D inary Code Fig. (5) (a). Gary to inary MS 1 2 3 4 (b) (b). inary to Gray Gray Code 5. Combinational Logic Circuit Minimization: nother useful application for OR gate is, it's use in minimizing combinational circuit which will be dealt with in detail in other experiment. 6. Digital Comparator: Many practical applications require the comparator of two numbers & searching for either (a) quality or (b) non quality. If quality is what we looking for, this means =, then the output of the logic network (Z 1 ) is expressed by the function concluded from the truth table below (Table 1). Z 1 = + When non-quality is what we require, this means, then we can concluded the oolean expression for (Z 2 ) from the truth table (Table 1). Z 2 = + If the comparison is such that the states of one number with respect to the other is to be specified one of the three conditions >, <, or should be known the simple oolean expressions are: & + for >. for <. for. 12

+ + (Z 1 ) (Z 2 ) > < 0 0 0 1 0 0 0 0 1 1 0 1 0 1 1 0 1 0 1 1 0 1 1 0 1 0 0 0 Table (1) The comparison for two number of more than one binary bit may be summarized by the following steps: Suppose the two numbers = 1 2 Y = 1 2 1. = Y when 1 = 1 and 2 = 2. 2. > Y If 1 > 1 or 1 = 1 and 2 > 2. 3. < Y If 1 < 1 or 1 = 1 and 2 < 2. It is clear that to search for any of the three conditions it is only needed to found the equality condition for each higher bit to the next lower bit and so on. The way that equality condition is added to the single bit combater is shown: 1 1 S..C = 2 2 S..C Fig. (6) lock diagram of Two-Two it Comparator. 13

Procedure 1. Connect the circuit shown in Fig. (1) and Fig. (2-) and find the truth table for the circuit. 2. Connect the circuit in Fig. (3), find the even parity bit for the numbers -------- ---,----------,----------- and ---------, then find the odd parity bit for the numbers ---------,--------,----------- and -------------. 3. Connect a circuit that convert four bit word using OR gate, find one's complement for the numbers ---------,---------,--------- and --------. 4. Connect 5 bit gray to binary converter circuit and find the equivalent binary for the following gray code -------,-------,------- and --------, then connect 3 bit binary to gray code converter circuit and find the equivalent gray code for these binary numbers -------,- -------,------- and ------. 5. Referring to the truth table shown in Table (1) shown in the theory implement a circuit for single bit comparator. Discussion 1. Draw the circuit diagram for four input OR gate. Explain the circuit. 2. Draw a circuit diagram that detect errors is an odd parity 5 bit word. 3. Can you add more applications for OR gates. 4. Write down the equivalent gray code for the numbers 0-15. 5. Design a logic circuit that can compare between two-two bit binary number. Draw the circuit and find it's truth table. Suggest some application where comparator is useful 14