An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates



Similar documents
A Beginning in the Reversible Logic Synthesis of Sequential Circuits

A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits

AN IMPROVED DESIGN OF REVERSIBLE BINARY TO BINARY CODED DECIMAL CONVERTER FOR BINARY CODED DECIMAL MULTIPLICATION

COMPARATIVE ANALYSIS OF 4-BIT AND 8-BIT REVERSIBLE BARREL SHIFTER DESIGNS USING REVKIT

Memory Elements. Combinational logic cannot remember

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

BINARY CODED DECIMAL: B.C.D.

ASYNCHRONOUS COUNTERS

Keywords Quantum logic gates, Quantum computing, Logic gate, Quantum computer

Lesson 12 Sequential Circuits: Flip-Flops

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

Master/Slave Flip Flops

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Lecture 8: Synchronous Digital Systems

ENEE 244 (01**). Spring Homework 5. Due back in class on Friday, April 28.

So far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 5. LECTURE: REGISTERS AND RELATED

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Flip-Flops and Sequential Circuit Design. ECE 152A Winter 2012

Flip-Flops and Sequential Circuit Design

ONLINE TESTING IN TERNARY REVERSIBLE LOGIC

Systems I: Computer Organization and Architecture

Operating Manual Ver.1.1

ECE380 Digital Logic

Chapter 2 Logic Gates and Introduction to Computer Architecture

Sequential Logic Design Principles.Latches and Flip-Flops

Design and FPGA Implementation of a Novel Square Root Evaluator based on Vedic Mathematics

CHAPTER 11 LATCHES AND FLIP-FLOPS

Module 3: Floyd, Digital Fundamental

FEASIBLE METHODOLOGY FOR OPTIMIZATION OF A NOVEL REVERSIBLE BINARY COMPRESSOR

CS311 Lecture: Sequential Circuits

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Gates, Circuits, and Boolean Algebra

Layout of Multiple Cells

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

Modeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: ext: Sequential Circuit

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

DEPARTMENT OF INFORMATION TECHNLOGY

TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN

EXPERIMENT 8. Flip-Flops and Sequential Circuits

Sequential Circuit Design

CHAPTER 11: Flip Flops

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Combinational Logic Design Process

Theory of Logic Circuits. Laboratory manual. Exercise 3

CHAPTER 3 Boolean Algebra and Digital Logic

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

7CS-A(CD_lab) Actual date of covering the. Reason for not covering the topic in due time. Month in which the topic will be covered

Let s put together a Manual Processor

LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters

Chapter 5. Sequential Logic

Implementation of Modified Booth Algorithm (Radix 4) and its Comparison with Booth Algorithm (Radix-2)

Lecture-3 MEMORY: Development of Memory:

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Flip-Flops, Registers, Counters, and a Simple Processor

Design and analysis of flip flops for low power clocking system

Counters and Decoders

Latches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012

Floating Point Fused Add-Subtract and Fused Dot-Product Units

Optimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort

Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells

Chapter 9 Latches, Flip-Flops, and Timers

An Open Architecture through Nanocomputing

CS101 Lecture 26: Low Level Programming. John Magee 30 July 2013 Some material copyright Jones and Bartlett. Overview/Questions

Chapter 8. Sequential Circuits for Registers and Counters

Counters are sequential circuits which "count" through a specific state sequence.

EE411: Introduction to VLSI Design Course Syllabus

Sequential Logic: Clocks, Registers, etc.

Quantum Consequences on the Recycling of Timing Information

Standart TTL, Serie Art.Gruppe

Sequential 4-bit Adder Design Report

To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.

Chapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann

Engr354: Digital Logic Circuits

Design and Verification of Nine port Network Router

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

Design Verification and Test of Digital VLSI Circuits NPTEL Video Course. Module-VII Lecture-I Introduction to Digital VLSI Testing

Using reverse circuit execution for efficient parallel simulation of logic circuits

Delay Time Analysis of Reconfigurable Firewall Unit

Counters. Present State Next State A B A B

University of St. Thomas ENGR Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

INTRODUCTION TO DIGITAL SYSTEMS. IMPLEMENTATION: MODULES (ICs) AND NETWORKS IMPLEMENTATION OF ALGORITHMS IN HARDWARE

Introduction to computer science

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

7. Latches and Flip-Flops

CSE140 Homework #7 - Solution

Digital Logic Design Sequential circuits

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

The components. E3: Digital electronics. Goals:

Binary Adders: Half Adders and Full Adders

Transcription:

An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible Sequential Circuits using Fredkin Gates Himanshu Thapliyal and M.B Srinivas (thapliyalhimanshu@yahoo.com, srinivas@iiit.net) Center for VLSI and Embedded System Technologies International Institute of Information Technology Hyderabad-500019, India ABSTRACT In recent years, reversible logic has emerged as a promising computing paradigm having its applications in low power computing, quantum computing, nanotechnology, optical computing and DNA computing. The classical set of gates such as AND, OR, and EXOR are not reversible. Recently, it has been shown how to encode information in DNA and use DNA amplification to implement Fredkin gates. Furthermore, in the past Fredkin gates have been constructed using DNA, whose outputs are used as inputs for other Fredkin gates. Thus, it can be concluded that arbitrary circuits of Fredkin gates can be constructed using DNA. This paper provides the initial threshold to building of more complex system having reversible sequential circuits and which can execute more complicated operations. The novelty of the paper is the reversible designs of sequential circuits using Fredkin gate. Since, Fredkin gate has already been realized using DNA, it is expected that this work will initiate the building of complex systems using DNA. The reversible circuits designed here are highly optimized in terms of number of gates and garbage outputs. The modularization approach that is synthesizing small circuits and thereafter using them to construct bigger circuits is used for designing the optimal reversible sequential circuits. Keywords: Reversible Logic, DNA Computing, Reversible Sequential Circuits 1. INTRODUCTION This section provides an effective background of reversible logic with its definition and the motivation behind it. 1.1 Definitions Researchers like Landauer have shown that for irreversible logic computations, each bit of information lost generates ktln2 joules of heat energy, where k is Boltzmann s constant and T the absolute temperature at which computation is performed [1]. Bennett showed that ktln2 energy dissipation would not occur, if a computation is carried out in a reversible way [2], since the amount of energy dissipated in a system bears a direct relationship to the number of bits erased during computation. Reversible circuits are those circuits that do not lose information. Reversible computation in a system can be performed only when the system comprises of reversible gates. These circuits can generate unique output vector from each input vector, and vice versa, that is, there is a one-to-one mapping between input and output vectors. Thus, an NXN reversible gate can be represented as Iv=(I1,I2,I3,I4, IN) Ov=(O1,O2,O3,.ON). Where Iv and Ov represent the input and output vectors respectively. Classical logic gates are irreversible since input vector states cannot be uniquely reconstructed from the output vector states. There is a number of existing reversible gates such as Fredkin gate[3,4,5], Toffoli Gate (TG) [3, 4] and TSG Gate [6,7]. 1.2 Motivation The reversible logic operations do not erase (lose) information and dissipate very less heat. Recently, it was shown how to encode information in DNA and use DNA amplification to implement Fredkin gates [8]. Furthermore, in the past Fredkin gates were constructed using DNA, whose outputs are used as inputs for other Fredkin gates. Thus, it can be

concluded that arbitrary circuits of Fredkin gates can be constructed using DNA. In order to design complex circuits using DNA, reversible designs of complex circuits should be available for Biochemists to work on. In the literature, researchers have so far addressed only the problem of designing reversible combinational circuits and no significant work has been addressed towards the design of reversible sequential circuits. Furthermore, reversible designs of sequential logic differ from combinational logic in that the output of the logic device is dependent not only on the present inputs to the device, but also on past inputs; i.e., the output of a sequential logic device depends on its present internal state and the present inputs. This paper provides the initial threshold to building of more complex system having sequential circuits and which can execute more complicated operations using DNA. The novelty of the paper is the reversible designs of latches, Flip Flops, registers and other complex sequential circuits using Fredkin gate. Since, Fredkin gate has already been realized using DNA, it is expected that this work will initiate the building of complex systems using DNA. 2. FREDKIN GATE Fredkin gate[3,4,5], a (3*3) conservative reversible gate as shown in Figure 1. It is called 3*3 gate because it has three inputs and three outputs. The term conservative means that the Hamming weight (number of logical ones) of its input equals the Hamming weight of its output. The input triple (x 1,x 2, x 3 ) associates with its output triple (y 1, y 2, y 3) as follows Figure 1. Fredkin Gate Symbol and Its working as a Conditional Switch 3. PROPOSED SEQUENTIAL CIRCUITS The reversible D latch is built from the Fredkin gate, which is later used to design complex sequential circuits, as discussed in the section below. 3.1 Proposed Reversible D Latch Using Fredkin Gate Figure 2 shows a conventional D latch. The characteristic equation of the D latch can be written as Q + = D E + E Q. where D refers to the input and E can be considered as Enable or Clock Pulse Figure 2. Conventional D Latch

The characteristic equation of the D latch can be mapped onto the Fredkin gate (F). Figure 3 shows the realization of the proposed reversible D latch. To avoid a fan-out problem, a Fredkin gate (F) is used to copy the output. It can be seen that the reversible D latch is highly optimized in terms of the number of reversible gates and garbage outputs (outputs that are not subsequently used). Figure 3. Reversible D latch built from Fredkin Gates 3.2 Complex Sequential Circuits Using D-Latch The reversible D latch is used to implement more complex reversible sequential circuits. Figure 4 shows a reversible storage register constructed from four reversible D latches and a common clock input. Figure 5 shows the master-slave D flip flop designed from the proposed D Latch in which CP refers to the clock pulse. Figure 4. Reversible Register built from reversible D latches Figure 5. Proposed Reversible Master Slave D Flip Flop Figure 6 shows a reversible shift register built from the proposed reversible master-slave D Flip Flop. Each clock pulse shifts the contents of the register one bit position to the right. All the proposed designs are highly optimized in terms of number of reversible gates and garbage outputs, the unused outputs in the figures are the garbage outputs.

Figure 6. Reversible Shift Register built from reversible master-slave D flip flop Figure 7 shows a reversible serial transfer of data from register A to register B using the proposed reversible master slave D flip flop. Figure 8 shows a reversible serial adder built from the proposed reversible sequential circuits. The two binary numbers to be added are stored in two shift registers. Bits are added one pair at a time, sequentially, through a reversible full adder. The other reversible combinational components required in the Figure 8 have already being proposed in the literature [9]. Figure 7. Serial Transfer from Register A to Register B using reversible master slave D flip flop Figure 8. Serial Adder built From proposed Reversible D latch and Reversible Combinational Components

3.3 Derivation of Other Latches and Flip Flops Using Proposed D-Latch The proposed reversible SR Latch is shown in Figure 9. It is derived from the design of the proposed reversible D-Latch. The block numbers in the Figure 9 shows the way the computation is proceeding to generate the output. Figure 10 shows the proposed reversible JK latch and Figure 11 shows the proposed reversible T-Latch derived from the proposed D-Latch. In the proposed designs, Fredkin gates are also used to copy the signals to avoid the fan-out problems. Figure 9. Proposed Reversible SR Latch Figure 10. Proposed Reversible JK Latch Figure 11. Proposed Reversible T Latch The reversible Master Slave versions of the various Flip Flops are also designed using the proposed D-Latch. Figure 12 shows the reversible Master Slave SR Flip Flop designed using the proposed D-Latch, while Figure 13 and Figure 14 shows the proposed reversible Master Slave JK and Master Slave T Flip Flop respectively. Thus, the basic units required for the design of the complex sequential circuits have been provided, which can be appropriately used to design complex circuits.

Figure 12. Proposed Reversible Master Slave SR Flip Flop Figure 13. Proposed Reversible Master Slave JK Flip Flop 4. CONCLUSION The focus of this paper is the design of the complex sequential circuits using Fredkin gates, to make it possible for the biologists and biochemists to design large reversible systems using DNAs. The reversible latches, Flip Flops, registers and other complex sequential circuits are designed using Fredkin gate. From a literature survey, we believe that this is the first work to propose a reversible latch and complex reversible sequential circuits. The design strategy is chosen in such a way to

make them highly optimized in terms of number of reversible gates and garbage outputs. This work forms an important step in the building of complex systems reversible systems using DNA computing. Figure 14. Proposed Reversible Master Slave T flip Flop REFERENCES 1. R. Landauer, Irreversibility and Heat Generation in the Computational Process, IBM Journal of Research and Development, 5, pp. 183-191, 1961. 2. C.H. Bennett, Logical Reversibility of Computation, IBM J. Research and Development, pp. 525-532, November 1973. 3. E. Fredkin, T Toffoli, Conservative Logic, International Journal of Theor. Physics, 21(1982), pp.219-253. 4. T. Toffoli., Reversible Computing, Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science (1980). 5. Alberto LEPORATI, Claudio ZANDRON, Giancarlo MAURI," Simulating the Fredkin Gate with Energy {Based P Systems", Journal of Universal Computer Science, Volume 10,Issue 5,pp 600-619. 6. Himanshu Thapliyal and M.B Srinivas, A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits, 7th International Symposium on Representations and Methodology of Future Computing Technologies(RM 2005), Tokyo, Japan,September 5-6, 2005. 7. Himanshu Thapliyal and M.B Srinivas, Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look Ahead Adder and Other Adder Architectures, Tenth Asia-Pacific Computer Systems Architecture Conference (ACSAC05), Singapore, October 24-26, 2005(Accepted). 8. Harlan Wood and D. Junghuei Chen, "Fredkin gate circuits via recombination enzymes", Proceedings Evolutionary Computation, 2004(CEC2004), June 2004. 9. Himanshu Thapliyal and M.B Srinivas, The Need of DNA computing: Reversible Designs of Adders and Multipliers using Fredkin gate, Proceedings SPIE International Symposium on Optomechatronic Technologies, Sapporo, Japan, December 5-7, 2005.