COMBINATIONAL CIRCUITS



Similar documents
Sistemas Digitais I LESI - 2º ano

BINARY CODED DECIMAL: B.C.D.

DEPARTMENT OF INFORMATION TECHNLOGY

DIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.

SEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram

Combinational Logic Design

5 Combinatorial Components. 5.0 Full adder. Full subtractor

List of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).

Understanding Logic Design

Binary Adders: Half Adders and Full Adders

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Digital Design. Assoc. Prof. Dr. Berna Örs Yalçın

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

2011, The McGraw-Hill Companies, Inc. Chapter 3

Gates, Circuits, and Boolean Algebra

EE 261 Introduction to Logic Circuits. Module #2 Number Systems

Number and codes in digital systems

The string of digits in the binary number system represents the quantity

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Module 3: Floyd, Digital Fundamental

Oct: 50 8 = 6 (r = 2) 6 8 = 0 (r = 6) Writing the remainders in reverse order we get: (50) 10 = (62) 8

Operating Manual Ver.1.1

Chapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language

earlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.

Chapter 1: Digital Systems and Binary Numbers

Counters and Decoders

Combinational circuits

NUMBER SYSTEMS. 1.1 Introduction

Let s put together a Manual Processor

plc numbers Encoded values; BCD and ASCII Error detection; parity, gray code and checksums

3.Basic Gate Combinations

Copyright Peter R. Rony All rights reserved.

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

Figure 8-1 Four Possible Results of Adding Two Bits

Digital System Design Prof. D Roychoudhry Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

PROGRAMMABLE LOGIC CONTROLLERS Unit code: A/601/1625 QCF level: 4 Credit value: 15 TUTORIAL OUTCOME 2 Part 1

Contents COUNTER. Unit III- Counters

Design Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:

DIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013

ETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies

Digital Electronics Detailed Outline

Gates, Plexers, Decoders, Registers, Addition and Comparison

DB19. 4-Bit Parallel Adder/ Subtractor. Digital Lab Experiment Board Ver. 1.0

Upon completion of unit 1.1, students will be able to

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Two-level logic using NAND gates

(Refer Slide Time: 00:01:16 min)

Chapter 2 Logic Gates and Introduction to Computer Architecture

RAM & ROM Based Digital Design. ECE 152A Winter 2012

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.

Content Map For Career & Technology

EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors

CPEN Digital Logic Design Binary Systems

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

NEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.

Lab 1: Study of Gates & Flip-flops

ANALOG & DIGITAL ELECTRONICS

DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION

Two's Complement Adder/Subtractor Lab L03

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Standart TTL, Serie Art.Gruppe

Systems I: Computer Organization and Architecture

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

Systems I: Computer Organization and Architecture

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

The components. E3: Digital electronics. Goals:

HCF4028B BCD TO DECIMAL DECODER

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

DATA SHEETS DE COMPONENTES DA FAMÍLIA LÓGICA TTL GATES AND INVERTERS POSITIVES NAND GATES AND INVERTERS DESCRIÇÃO

LOGICOS SERIE Precios sujetos a variación. Ref. Part # Descripción Precio Foto Ref. Quad 2-Input NOR Buffered B Series Gate / PDIP-14

Binary Numbers. Binary Octal Hexadecimal

Number Conversions Dr. Sarita Agarwal (Acharya Narendra Dev College,University of Delhi)

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

Binary, Hexadecimal, Octal, and BCD Numbers

CSE140: Components and Design Techniques for Digital Systems

3. Convert a number from one number system to another

Today s topics. Digital Computers. More on binary. Binary Digits (Bits)

Flip-Flops, Registers, Counters, and a Simple Processor

Binary Representation. Number Systems. Base 10, Base 2, Base 16. Positional Notation. Conversion of Any Base to Decimal.

Binary Numbering Systems

Base Conversion written by Cathy Saxton

CSI 333 Lecture 1 Number Systems

Digital Fundamentals. Lab 8 Asynchronous Counter Applications

Today. Binary addition Representing negative numbers. Andrew H. Fagg: Embedded Real- Time Systems: Binary Arithmetic

C H A P T E R. Logic Circuits

Asynchronous counters, except for the first block, work independently from a system clock.

=

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

10 BIT s Current Mode Pipelined ADC

Levent EREN A-306 Office Phone: INTRODUCTION TO DIGITAL LOGIC

Lecture 2. Binary and Hexadecimal Numbers

Sequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )

COMPSCI 210. Binary Fractions. Agenda & Reading

(1) /30 (2) /30 (3) /40 TOTAL /100

Transcription:

COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits are following The output of combinational circuit at any instant of time, depends only on the levels present at input terminals. The combinational circuit do not use any memory. The previous state of input does not have any effect on the present state of the circuit. A combinational circuit can have an n number of inputs and m number of outputs. We're going to elaborate few important combinational circuits as follows. Half Adder Half adder is a combinational logic circuit with two inputs and two outputs. The half adder circuit is designed to add two single bit binary number A and B. It is the basic building block for addition of two single bit numbers. This circuit has two outputs carry and sum.

Circuit Diagram Full Adder Full adder is developed to overcome the drawback of Half Adder circuit. It can add two one-bit numbers A and B, and carry c. The full adder is a three input and two output combinational circuit. Circuit Diagram

N-Bit Parallel Adder The Full Adder is capable of adding only two single digit binary number along with a carry input. But in practical we need to add binary numbers which are much longer than just one bit. To add two n-bit binary numbers we need to use the n-bit parallel adder. It uses a number of full adders in cascade. The carry output of the previous full adder is connected to carry input of the next full adder. 4 Bit Parallel Adder In the block diagram, A 0 and B 0 represent the LSB of the four bit words A and B. Hence Full Adder- 0 is the lowest stage. Hence its C in has been permanently made 0. The rest of the connections are exactly same as those of n-bit parallel adder is shown in fig. The four bit parallel adder is a very common logic circuit. N-Bit Parallel Subtractor The subtraction can be carried out by taking the 1's or 2's complement of the number to be subtracted. For example we can perform the subtraction A B by adding either 1's or 2's complement of B to A. That means we can use a binary adder to perform the binary subtraction. 4 Bit Parallel Subtractor The number to be subtracted B is first passed through inverters to obtain its 1's complement. The 4-bit adder then adds A and 2's complement of B to produce the subtraction. S 3 S 2 S 1 S 0 represents the result of binary subtraction A B and carry output C out represents the polarity of the result. If A > B then Cout = 0 and the result of binary form A B then C out = 1 and the result is in the 2's complement form.

Half Subtractors Half subtractor is a combination circuit with two inputs and two outputs differenceandborrow. It produces the difference between the two binary bits at the input and also produces an output Borrow to indicate if a 1 has been borrowed. In the subtraction A B, A is called as Minuend bit and B is called as Subtrahend bit. Circuit Diagram Full Subtractors The disadvantage of a half subtractor is overcome by full subtractor. The full subtractor is a combinational circuit with three inputs A,B,C and two output D and C'. A is the 'minuend', B is 'subtrahend', C is the 'borrow' produced by the previous stage, D is the difference output and C' is the borrow output.

Circuit Diagram Multiplexers Multiplexer is a special type of combinational circuit. There are n-data inputs, one output and m select inputs with 2m = n. It is a digital circuit which selects one of the n data inputs and routes it to the output. The selection of one of the n inputs is done by the selected inputs. Depending on the digital code applied at the selected inputs, one out of n data sources is selected and transmitted to the single output Y. E is called the strobe or enable input which is useful for the cascading. It is generally an active low terminal that means it will perform the required operation when it is low.

Multiplexers come in multiple variations 2 : 1 multiplexer 4 : 1 multiplexer 16 : 1 multiplexer 32 : 1 multiplexer Block Diagram Demultiplexers A demultiplexer performs the reverse operation of a multiplexer i.e. it receives one input and distributes it over several outputs. It has only one input, n outputs, m select input. At a time only one output line is selected by the select lines and the input is transmitted to the selected output line. A de-multiplexer is equivalent to a single pole multiple way switch as shown in fig. Demultiplexers comes in multiple variations. 1 : 2 demultiplexer 1 : 4 demultiplexer 1 : 16 demultiplexer 1 : 32 demultiplexer

Decoder A decoder is a combinational circuit. It has n input and to a maximum m = 2n outputs. Decoder is identical to a demultiplexer without any data input. It performs operations which are exactly opposite to those of an encoder. Examples of Decoders are following. Code converters BCD to seven segment decoders Nixie tube decoders Relay actuator 2 to 4 Line Decoder The block diagram of 2 to 4 line decoder is shown in the fig. A and B are the two inputs where D through D are the four outputs. Truth table explains the operations of a decoder. It shows that each output is 1 for only a specific combination of inputs.

Logic Circuit Encoder Encoder is a combinational circuit which is designed to perform the inverse operation of the decoder. An encoder has n number of input lines and m number of output lines. An encoder produces an m bit binary code corresponding to the digital input number. The encoder accepts an n input digital word and converts it into an m bit another digital word. Examples of Encoders are following. Priority encoders

Decimal to BCD encoder Octal to binary encoder Hexadecimal to binary encoder Priority Encoder This is a special type of encoder. Priority is given to the input lines. If two or more input line are 1 at the same time, then the input line with highest priority will be considered. There are four input D 0, D 1, D 2, D 3 and two output Y 0, Y 1. Out of the four input D 3 has the highest priority and D 0 has the lowest priority. That means if D 3 = 1 then Y 1 Y 1 = 11 irrespective of the other inputs. Similarly if D 3 = 0 and D 2 = 1 then Y 1 Y 0 = 10 irrespective of the other inputs. Logic Circuit

Loading [MathJax]/jax/output/HTML-CSS/jax.js