CSE140: Midterm 1 Solution and Rubric



Similar documents
Karnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012

BOOLEAN ALGEBRA & LOGIC GATES

Simplifying Logic Circuits with Karnaugh Maps

Boolean Algebra Part 1

United States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1

Chapter 2: Boolean Algebra and Logic Gates. Boolean Algebra

CSE140: Components and Design Techniques for Digital Systems

CSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps

DESIGN OF GATE NETWORKS

Karnaugh Maps (K-map) Alternate representation of a truth table

Karnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Digital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng

2.0 Chapter Overview. 2.1 Boolean Algebra

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Two-level logic using NAND gates

Logic Reference Guide

Gates, Circuits, and Boolean Algebra

Combinational Logic Design Process

Basic Logic Gates Richard E. Haskell

Boolean Algebra. Boolean Algebra. Boolean Algebra. Boolean Algebra

Logic in Computer Science: Logic Gates

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Digital circuits make up all computers and computer systems. The operation of digital circuits is based on

COMMUTATIVE RINGS. Definition: A domain is a commutative ring R that satisfies the cancellation law for multiplication:

Understanding Logic Design

Switching Algebra and Logic Gates

CH3 Boolean Algebra (cont d)

CHAPTER 3 Boolean Algebra and Digital Logic

Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots

Introduction. The Quine-McCluskey Method Handout 5 January 21, CSEE E6861y Prof. Steven Nowick

COMPUTER SCIENCE. Paper 1 (THEORY)

Boolean Algebra (cont d) UNIT 3 BOOLEAN ALGEBRA (CONT D) Guidelines for Multiplying Out and Factoring. Objectives. Iris Hui-Ru Jiang Spring 2010

Course Requirements & Evaluation Methods

Unit 3 Boolean Algebra (Continued)

Digital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell

EE360: Digital Design I Course Syllabus

A single register, called the accumulator, stores the. operand before the operation, and stores the result. Add y # add y from memory to the acc

Properties of Real Numbers

Lecture 5: Gate Logic Logic Optimization

Binary Adders: Half Adders and Full Adders

ELEC EXPERIMENT 1 Basic Digital Logic Circuits

ENGI 241 Experiment 5 Basic Logic Gates

Combinational circuits

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

Take-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas

Chapter 3. Cartesian Products and Relations. 3.1 Cartesian Products

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

6.3 Conditional Probability and Independence

3.Basic Gate Combinations

ECE232: Hardware Organization and Design. Part 3: Verilog Tutorial. Basic Verilog

Computer Engineering 290. Digital Design: I. Lecture Notes Summer 2002

C H A P T E R. Logic Circuits

IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)

A Course Material on DIGITAL PRINCIPLES AND SYSTEM DESIGN

Online EFFECTIVE AS OF JANUARY 2013

Lecture 7: NP-Complete Problems

5.1 Midsegment Theorem and Coordinate Proof

Sum-of-Products and Product-of-Sums expressions

Incenter Circumcenter

Math Released Set Algebra 1 PBA Item #13 Two Real Numbers Defined M44105

Section A-3 Polynomials: Factoring APPLICATIONS. A-22 Appendix A A BASIC ALGEBRA REVIEW

Testing & Verification of Digital Circuits ECE/CS 5745/6745. Hardware Verification using Symbolic Computation

Section IV.21. The Field of Quotients of an Integral Domain

Digital Electronics Detailed Outline

Chapter 3. if 2 a i then location: = i. Page 40

W03 Analysis of DC Circuits. Yrd. Doç. Dr. Aytaç Gören

VENDING MACHINE. ECE261 Project Proposal Presentaion. Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan

Chapter 1. Computation theory

Chapter 7 Memory and Programmable Logic

ANALOG & DIGITAL ELECTRONICS

Digital Systems. Syllabus 8/18/2010 1

v w is orthogonal to both v and w. the three vectors v, w and v w form a right-handed set of vectors.

Geometry Chapter 2 Study Guide

6. BOOLEAN LOGIC DESIGN

Gates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction

MATH 90 CHAPTER 1 Name:.

SECTION C [short essay] [Not to exceed 120 words, Answer any SIX questions. Each question carries FOUR marks] 6 x 4=24 marks

Figure 8-1 Four Possible Results of Adding Two Bits

Geometry Module 4 Unit 2 Practice Exam

Elementary Logic Gates

Upon completion of unit 1.1, students will be able to

These axioms must hold for all vectors ū, v, and w in V and all scalars c and d.

SOLUTIONS MANUAL DIGITAL DESIGN FOURTH EDITION M. MORRIS MANO California State University, Los Angeles MICHAEL D.

EG1108: Electrical Engineering

5.3 The Cross Product in R 3

ENEE 244 (01**). Spring Homework 5. Due back in class on Friday, April 28.

Scilab Textbook Companion for Digital Electronics: An Introduction To Theory And Practice by W. H. Gothmann 1

Elementary Number Theory and Methods of Proof. CSE 215, Foundations of Computer Science Stony Brook University

So let us begin our quest to find the holy grail of real analysis.

(1) /30 (2) /30 (3) /40 TOTAL /100

Advanced Logic Design Techniques in Asynchronous Sequential Circuit Synthesis

MULTIPLE CHOICE. Choose the one alternative that best completes the statement or answers the question.

FORDHAM UNIVERSITY CISC Dept. of Computer and Info. Science Spring, Lab 2. The Full-Adder

Class XII (Theory) C++

How To Solve Factoring Problems

6. the result you get when you divide fifteen by four times a number. Hk 2, 105 Written problems

MATRIX ALGEBRA AND SYSTEMS OF EQUATIONS

The last three chapters introduced three major proof techniques: direct,

Transcription:

CSE140: Midterm 1 Solution and Rubric April 23, 2014 1 Short Answers 1.1 True or (6pts) 1. A maxterm must include all input variables (1pt) True 2. A canonical product of sums is a product of minterms (1pt) 3. To reduce an incompletely specified function to a sum of products form, the don t cares are always assumed to be zero for best results (1pt) 4. Pushing a bubble from the output of a logic gate towards the inputs always transforms the gate (1pt) True or : Both are acceptable 5. In a K-map, non-essential primes are a proper subset of essential primes (1pt) 6. In a K-map, two adjacent cells can sometimes differ in more than one literal?(1pt) 1

1.2 Bubble Pushing Draw two equivalent but non-identical circuits for the boolean expression ā + b, (4pts) Above circuit can be implemented with NOT gates instead of bubbles. Each circuit 2 points. Deduct 1 point for not showing input variables (maximum of 2 points) 2

2 Problem to Canonical Expression A vending machine has four binary inputs (a, b, c, d) which correspond to four coin slots. The first slot is for a quarter and the rest of the three slots are for three dimes, which corresponds to one dime for each slot. Input a = 1 if the user deposited a quarter at the first slot otherwise a = 0. Likewise, each of the three inputs (b, c, d) indicate if the user deposited a dime in each of the last three slots. For example, if the input (a, b, c, d) = (1, 1, 1, 0), then the user has deposited one quarter and two dimes, a total of 45cents. The output function f = 1 if the user has deposited coins worth more than or equal to 30cents, otherwise f = 0. I. Write the truth table of the output f as a function of inputs a, b, c, d. (5pts) id a b c d f 0 0 0 0 0 0 1 0 0 0 1 0 2 0 0 1 0 0 3 0 0 1 1 0 4 0 1 0 0 0 5 0 1 0 1 0 6 0 1 1 0 0 7 0 1 1 1 1 8 1 0 0 0 0 9 1 0 0 1 1 10 1 0 1 0 1 11 1 0 1 1 1 12 1 1 0 0 1 13 1 1 0 1 1 14 1 1 1 0 1 15 1 1 1 1 1 Table 1: Truth table Deduct 0.5 point for each incorrect row in the truth table (maximum deduction 5 pts) II. Describe the function f in the canonical product-of-sums format. (5pts) f(a, b, c, d) = M(0, 1, 2, 3, 4, 5, 6, 8) Deduct 2 points if POS expression matches truth table, but table is wrong. SOP instead of POS Deduct 1 point if 3

3 Consensus Theorem Prove the following equality using Boolean algebra. a c + a b d + b c d = a c + b c d (15pts) LHS: a c + a b d + b c d = a c + a b d(c + c ) + b c d = a c + a b dc + a b dc + b c d Distributive Law = a c(1 + b d) + b dc (a + 1) Commutative and Distributive Laws = a c(1) + b c d(1) = a c + b c d = RHS Deduct 2 points for each incorrect steps (max deduction 15 pts). Deduct 5 points if Boolean Algebra theorems are not used for the proof (e.g. if an enumerative method is used) No points deducted for using Shannon expansion 4

4 Shannon s Expansion Prove the following equality using Shannon s expansion. (a + c)(a + b + d)(b + c + d) = (a + c)(b + c + d) (15pts) Apply Shannon s Expansion twice to LHS LHS: f(a,b,c,d) = (a + c)(a + b + d)(b + c + d) = (c + f(a, b, 0, d)) (c + f(a, b, 1, d)) = (c + a (a + b + d)) (c + (a + b + d) (b + d)) = (c + a (1 + b + d)) (c + (a.0 + b + d)) = (c + a ) (c + b + d) Deduct 2 points for each incorrect steps (max deduction 15 pts). Deduct 5 points if any method other than Shannon s is used. 5

5 Karnaugh Map to Reduced Sum of Product I. Use Karnaugh map to simplify the following switching function. List all possible minimal sum of product expressions. There is no need to draw the circuit diagram. f(a, b, c) = m(1, 2, 5, 6, 7) + d(0) (25pts) Prime Implicants: 1. m(0, 2) = a c 2. m(0, 1) = a b 3. m(2, 6) = bc 4. m(6, 7) = ab 5. m(1, 5) = b c 6. m(5, 7) = ac There are no Essential Prime Implicants. Minimal Sum of Product Expresssions: 1. f(a, b, c) = m(2, 6) + m(6, 7) + m(1, 5) 2. f(a, b, c) = m(0, 2) + m(6, 7) + m(1, 5) 3. f(a, b, c) = m(2, 6) + m(5, 7) + m(1, 5) 4. f(a, b, c) = m(2, 6) + m(5, 7) + m(0, 1) If all expression are correct full points (25) For each wrong expression deduct 6 points. at this point if total is below 5 pts and the K-map is shown and is correct then give 8 points else give 5 points (total) for attempting. Okay if expression is shown in terms of implicants and not literals 6

6 Karnaugh Map to Reduced Product of Sum Use Karnaugh map to simplify the following switching function. List all possible minimal product of sum expressions. There is no need to draw the circuit diagram. (25pts) f(a, b, c) = m(1, 2, 6) + d(7) Prime Implicates: 1. M(0, 4) = b + c 2. M(3, 7) = b + c 3. M(4, 5) = a + b 4. M(5, 7) = a + c Essential Prime Implicates: 1. M(3, 7) 2. M(0, 4) Minimal Product of Sum Expresssions: 1. f(a, b, c) = M(0, 4). M(3, 7). M(4, 5) 2. f(a, b, c) = M(0, 4). M(3, 7). M(5, 7) If all expression are correct full points (25) For each wrong expression deduct 12 points. at this point if total is below 12 pts and the K-map is shown and is correct then give 8 points for the K-map else give 5 points(total) for attempting. Okay if expression is shown in terms of implicates and not literals 7