數 位 積 體 電 路 Digital Integrated Circuits



Similar documents
EE411: Introduction to VLSI Design Course Syllabus

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

Digital Integrated Circuit (IC) Layout and Design

ECE 410: VLSI Design Course Introduction

Systems on Chip Design

TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN

Topics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology

Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology

SRAM Scaling Limit: Its Circuit & Architecture Solutions

ECE 156A - Syllabus. Lecture 0 ECE 156A 1

International Journal of Electronics and Computer Science Engineering 1482

NAME AND SURNAME. TIME: 1 hour 30 minutes 1/6

EE360: Digital Design I Course Syllabus

Area 3: Analog and Digital Electronics. D.A. Johns

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic

Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications

Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez

DESIGN CHALLENGES OF TECHNOLOGY SCALING

Digital Systems Design! Lecture 1 - Introduction!!

Intel Labs at ISSCC Copyright Intel Corporation 2012

Undergraduate Major in Computer Science and Engineering

EEC 119B Spring 2014 Final Project: System-On-Chip Module

Power Reduction Techniques in the SoC Clock Network. Clock Power

MAJORS: Computer Engineering, Computer Science, Electrical Engineering

Design and analysis of flip flops for low power clocking system

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

ANALOG & DIGITAL ELECTRONICS

FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University

Intel s Revolutionary 22 nm Transistor Technology

INF4420 Introduction

CSEN301 Embedded Systems Trimester 1

imtech Curriculum Presentation

路 論 Chapter 15 System-Level Physical Design

ESE 50 ISE 10 ESE ISE -

Leakage Power Reduction Using Sleepy Stack Power Gating Technique

McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures

Academic Course Description

A New Low Power Dynamic Full Adder Cell Based on Majority Function

System on Chip Design. Michael Nydegger

Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems

At-Speed Test Considering Deep Submicron Effects. D. M. H. Walker Dept. of Computer Science Texas A&M University

Digital Systems. Syllabus 8/18/2010 1

University of St. Thomas ENGR Digital Design 4 Credit Course Monday, Wednesday, Friday from 1:35 p.m. to 2:40 p.m. Lecture: Room OWS LL54

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad

NATIONAL SUN YAT-SEN UNIVERSITY

How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual

EE361: Digital Computer Organization Course Syllabus

A Mixed-Signal System-on-Chip Audio Decoder Design for Education

Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells

Test Solution for Data Retention Faults in Low-Power SRAMs

Innovative improvement of fundamental metrics including power dissipation and efficiency of the ALU system

Verification & Design Techniques Used in a Graduate Level VHDL Course

Course Requirements & Evaluation Methods

A Comparison of Student Learning in an Introductory Logic Circuits Course: Traditional Face-to-Face vs. Fully Online

CHARGE pumps are the circuits that used to generate dc

Design of Energy Efficient Low Power Full Adder using Supply Voltage Gating

Course Semester Language of Code InstructionDegree College Department Major/Elective Credit Course Type Evaluation College of System.

The Emerging Trends in Electrical and Computer Engineering

BSEE Degree Plan Bachelor of Science in Electrical Engineering:

Digital VLSI Systems Design Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras.

NEW YORK CITY COLLEGE OF TECHNOLOGY/CUNY Computer Systems Technology Department

Chapter 2 Heterogeneous Multicore Architecture

S. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India

Clocking. Figure by MIT OCW Spring /18/05 L06 Clocks 1

Two-Phase Clocking Scheme for Low-Power and High- Speed VLSI

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Floating Point Fused Add-Subtract and Fused Dot-Product Units

Latch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor

ELEC 5260/6260/6266 Embedded Computing Systems

ECE 5745 Complex Digital ASIC Design, Spring Course Syllabus

HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER

Embedded Systems Engineering Certificate Program

Lecture 7: Clocking of VLSI Systems

Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview

High Speed and Efficient 4-Tap FIR Filter Design Using Modified ETA and Multipliers

True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique

«A 32-bit DSP Ultra Low Power accelerator»

EE 459/500 HDL Based Digital Design with Programmable Logic. Lecture 16 Timing and Clock Issues

SILA Sistema Integrato di Laboratori per l Ambiente LNM. NANOELECTRONICS AND MICROSYSTEMS LABORATORY Coordinator: Prof. Giuseppe Cocorullo

Lecture Overview. Object-Oriented Software Engineering: Using UML, Patterns, Java, and Software Development Processes. Prof. Dr.

School of Electrical and Information Engineering University of the Witwatersrand, Johannesburg ELEN3024 Communication Fundamentals

Nanocomputer & Architecture

Academic year: 2015/2016 Code: IES s ECTS credits: 6. Field of study: Electronics and Telecommunications Specialty: -

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students

Philadelphia University Faculty of Information Technology Department of Computer Science Semester, 2007/2008.

A high Speed 8 Transistor Full Adder Design using Novel 3 Transistor XOR Gates

Alpha CPU and Clock Design Evolution

A Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem

A First Course in Digital Design Using VHDL and Programmable Logic

High Speed Gate Level Synchronous Full Adder Designs

Transcription:

IEE5049 - Spring 2012 數 位 積 體 電 路 Digital Integrated Circuits Course Overview Professor Wei Hwang 黃 威 教 授 Department of Electronics Engineering National Chiao Tung University hwang@mail.nctu.edu.tw Wei Hwang, NCTU 1 March 2012

Course Orientation Course Background Course Focus and Goals Course Contents Course Reference Materials Course Requirements Administrative Issues Wei Hwang, NCTU 2 March 2012

Course Goals Aims to learn Energy-Efficient Digital VLSI Integrated Circuits design techniques in nano-scaled CMOS technology. Special attention will devoted to the challenges facing digital circuit designers today and in the near future, particularly, the impacts of technology view: device leakage, process variability, long term reliability, and circuit design view: high performance, power dissipation constraints, SRAM stability, device variability/model accuracy and timing. Emphasis is on the circuit design, and optimization of either low power or high performance circuits for using in applications such as microprocessors, digital signal and multimedia processors, mobile communications, and memory systems. Gain basic understanding of low power system design and technology/circuit/architecture co-design techniques Become familiar with advanced IC/SoC/SiP industry and research trends Wei Hwang, NCTU 3 March 2012

Undergraduate Course vs Graduate Course Undergraduate DIC Course Basic transistor and circuit models Basic circuit and logic styles First experiences with design creating a solution given a number of specs Graduate DIC Course Transistor models of varying accuracy Design under constraints: power, performance, area, reliability, variability, cost Learning the more advanced design techniques Study the challenges facing design in the near future (deep nano-scale CMOS, SoC, SiP and 3D IC) Creating new solutions to challenging design problems Wei Hwang, NCTU 4 March 2012

Course Materials Class Lecture Notes on web-site (http://lpsoc.eic.nctu.edu.tw) Required Text Books [1] J. Rabaey et al, Digital Integrated Circuits, Prentice Hall 2003. [2] N. Weste and D. Harris, CMOS VLSI Design, 4th Edition, Addison Wesley, 2011 Reference Text Books [3] J. Rabaey, Low Power Design Essential, Springer 2009, [4] Keating and Flynn, Low Power Methodology Manual, Springer, 2007 [5] C. Piquet, low-power CMOS circuits, CRC press, 2006. [6] Wang/Calhoun/Chandrakasan, Sub-threshold Design for Ultra Low-Power Systems, Spring, 2006 [7] Narendar, Leakage in Nanometer CMOS Technologies, Springer, 2006 Other Reference Materials [8]. Related IEEE Journal and Major Conference Papers Wei Hwang, NCTU 5 March 2012

What will you learn? Course goals To provide a fundamental understanding of energy-efficient digital circuits and to learn how to design and implement integrated circuits and systems in nano-scale CMOS technology Topic include : CMOS nanometer transistor and their models, Circuit Characterization and performance estimation, High performance and Low Power VLSI Design, Timing and Optimizing Power design and Memory Design Course prerequisites Electronics I and II Introduction to VLSI circuits Logic Design of Digital Systems Wei Hwang, NCTU 6 March 2012

Topics covered in a typical DIC Course Source from : Sung-Mo Kang Yusuf Leblebici Wei Hwang, NCTU 7 March 2012

CMOS digital circuit types Source from : Sung-Mo Kang Yusuf Leblebici Wei Hwang, NCTU 8 March 2012

Wei Hwang, NCTU 9 March 2012

Wei Hwang, NCTU 10 March 2012

Wei Hwang, NCTU 11 March 2012

Wei Hwang, NCTU 12 March 2012

Special Focus in this Semester High performance and low power VLSI digital IC technology/ circuit /architecture co-design techniques Device leakage currents and Process Variations Robust Design and long term reliability Performance and Optimizing Power Timing and Signaling Strategies Low Power microprocessor /DSP cores Ultra Low-Voltage circuit for Energy Efficiency Chip Design Sub-threshold and Near-threshold logic and memory ULV DSP and Baseband ULV Biomedical Signal Processing Wei Hwang, NCTU 13 March 2012

Detailed Topics Nano-Scale CMOS devices and manufacturing technology Transistor Modeling Scaling and Its Limits Propagation delay, noise margins, power Combinational and sequential circuits Data path Arithmetic (Adder and Multiplier) building blocks Control Path FSM Memory Array (SRAM) design Energy-efficient digital design Low Power circuit techniques Ultra-Low Voltage (ULV) logic family Timing and Variability aware VLSI Design Design Methodologies Wei Hwang, NCTU 14 March 2012

The flow of circuit design procedures Source from : Sung-Mo Kang Yusuf Leblebici Wei Hwang, NCTU 15 March 2012

VLSI design flow in three domains Source from : Sung-Mo Kang Yusuf Leblebici Wei Hwang, NCTU 16 March 2012

VLSI design flow - A more simplified view Source from : Sung-Mo Kang Yusuf Leblebici Wei Hwang, NCTU 17 March 2012

Design Simulation Tools Cadence Widely used in industry Online tutorials and documentation Circuit implementation tools Verilog, HSPICE Performance and Power Estimation tools PrimePower,PrimeTime NanoSim Synthesis tool DesiginVersion Technology UMC 90 nm CMOS Technology Wei Hwang, NCTU 18 March 2012

Grading Policy 1 term-long DIC Design Projects Phase 1: Proposal (by week 3) Phase 2: Study and survey (presentation by week 7) Phase 3: Design results (presentation and report by final week) Project Presentations & Reports (IEEE format) last week of classes 5 (+/-) Home Problem Sets 20% Midterm Exam. (Phase 2) 30% Final Examination (Phase 3) 50% -------------- 100% Wei Hwang, NCTU 19 March 2012