CHARGE pumps are the circuits that used to generate dc
|
|
- Trevor White
- 8 years ago
- Views:
Transcription
1 INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE A Charge Pump Circuit by using Voltage-Doubler as Clock Scheme Wen Chang Huang, Jin Chang Cheng, and Po Chih Liou Abstract A new charge pump circuit with a clock that shows an increased clock voltage as its stage is increased is proposed in the paper. The charge pump circuit utilizes the cross-connected NMOS, voltage doubler, as a pumping stage. Each stage of the voltage-doubler provides a pair of complementary clock voltages. The clock voltage also increases as the stage of voltage doubler is increased. It shows that a voltage up to 37.85V was obtained after eight-stage s pumping of the circuit, through the simulation of HSpice under 0.35 um process with 2V of supply voltage and clock voltage. Index Terms Charge pump, high voltage clock generator, voltage doubler. Fig. 1. Four-stage Dickson charge pump. I. INTRODUCTION CHARGE pumps are the circuits that used to generate dc voltages those are higher than the normal power supply voltage or lower than the ground voltage of the chip. Charge pumps have been used in the nonvolatile memories, such as EEPROM or flash memories, to write or to erase the floatinggate devices [1, 2]. They can also be used in the low-supplyvoltage circuits and switched-capacitor systems that require high voltage to drive the analog switches [3]. Analog circuitry also requires efficient charge pump to augment the internal voltage supplies in order to achieve the increased dynamic range and simplify the design [4]. The charge pump circuit reported by Dickson had been widely used for generating high voltages [5, 6] and in some circuit application. The structure of the circuit makes use of capacitors, which are interconnected by diodes and coupled in parallel with two non-overlapping clocks. Diodes in the Dickson circuit can be replaced by NMOS, which will result a more practical implementation [7]. Fig. 1 shows a four-stage Dickson charge pump circuit. However its performance is limited due to the threshold voltage drop of the NMOS devices and the reverse charge-sharing phenomenon. Moreover, for high output generated voltages, the increase in the threshold voltage due to the body effect can significantly reduce the pumping efficiency. In order to overcome the problems mentioned above in the Dickson charge pump, a charge pump, called NCP-2 [8], is reported which utilizes the charge transfer switches (MSi transistors). Each of the MSi transistors is controlled by the pass transistors MNi (nmos) and MPi (pmos). In that way the charge transfer switches can be turned off completely when required, preventing the reverse charge flow. Also they can be W. C. Huang and P. C. Liou are with the Department of Electronic Engineering, Kun Shan University, Tainan, Taiwan R.O.C. J. C. Cheng is with the Department of Accounting and Information System, Chang Jung Christian University, Tainan, Taiwan R.O.C. turned more effectively by the high voltage generated in the next stage. More complicated circuit scheme for charge pump have been applied to increase the voltage gain, such as all PMOS charge pump for low voltage operation [9], CMOS charge pump [10], charge transfer switches in combination with pumping the output stage clock of enhanced voltage amplitude. In our previous studied, we proposed a voltagedoubler charge pump circuit (VDCP) by cascading multistages of voltage-doubler [11], and the charge pump circuit by using multi-staged voltage-doubler as the clock scheme (MVDCP) [12] as shown in Fig. 2. Both these two charge pump circuits showed high efficiency of pumping voltage. The basic structure of the MVDCP is based on a chained of MOS-diode which combined with pumping capacitor. And each stage of the capacitor is pumped by a serial of clock voltage. The pumping clock of a multi-staged voltage-doubler is designed to replace the traditional clock. The supply voltage is constant at V DD. The input clock voltage of the first stage is also constant at the same as the supply voltage, V DD. The MVDCP shows high pumping efficiency while it also shows the deficiency of large transistor counts. At the aim of reducing the transistor counts, we present another version of MVDCP which called MVDCP-2. The clock, multi-staged voltage-doubler, shows the characteristic of out of phase in its two outputs. So, each stage of the clock can provide clock voltage for two stages of the transfer transistor. The number of transistors of MVDCP-2 is greatly reduced as it was compared with the MVDCP-1. The operation principle and the simulation results will be discussed in the following sections.
2 INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE II. PROPOSED NEW CHARGE PUMP CIRCUIT : MULTI-STAGED VOLTAGE-DOUBLER CHARGE PUMP CIRCUIT-2 (MVDCP-2) The proposed charge pump circuit is shown in Fig. 3. A serial of MOS transfer diode with pumping capacitors are used to transfer charge. The multi-staged voltage-doubler is designed to be the pumping clock. Fig. 3 shows a fourstaged connection of the multi-staged voltage-doubled charge pump circuit (MVDCP-2). Compared with the MVDCP-1, each stage of the voltage-doubler provides two clock-voltages for two stages of the MOS-diode. While the structure of MVDCP-1, each of voltage doubler only providing one clockvoltage to one stage of MOS-diode. The operation of the high-voltage clock generator and the concept of multi-staged voltage doubler are discussed in section II-A. The simulation results and discussion of the proposed MVDCP-2 is stated in section II-B. Table 1 shows a comparison of the number transistor, pumping capacitor and load capacitor of the two circuits. Both the two circuits are four stages of pumping. It shows the number of transistor and capacitor of MVDCP-2 is greatly reduced. The fewer number of transistors and capacitors of MVDCP-2 will result in lesser area of chip size as it compared with MVDCP-1. TABLE I COMPONENTS COUNTS OF A FOUR STAGES CHARGE PUMP CIRCUIT Circuit Number of components Comments NMOS/PMOS/Int. Cap./Load Cap. MVDVP-1 22 / 9 / 12 / 1 One clock output MVDCP-2 12 / 5 / 8 / 1 Two clock outputs A. Multi-staged voltage-doubler clock generator The unit cell of the multi-staged voltage-doubler clock generator is a clock voltage doubler[8] as shown in Fig. 4. In the circuit, the amplitude of input clock voltage, V CLK, is oscillated between 0 to V DD. The power supply voltage is constant at the voltage value of V DD. As the clock is at high voltage value (V DD ), the nmosfet(m8) will be turn on and the output voltage of the inverter will be discharged to 0V. As the clock goes to low voltage value (0V), this will turn on the pmosfet (M7), because its gate voltage is 0V and its source voltage is 2V DD. The source voltage (2V DD ) of the transistor M7 will charge the output capacitor of the inverter. Eventually, the output node of the inverter becomes 2V DD. So, the value of V out4 oscillated between 0V to 2V DD during the action of clock. The left hand side of the circuit shows similar operation principle with opposite polarity. Fig. 2. The charge pump circuit by using multi-staged voltage-doubler as the clock scheme (MVDCP-1)[12]. Fig. 4. The circuit diagram of the clock voltage doubler. Fig. 3. The proposed charge pump circuit by using multi-staged voltagedoubler as clock scheme (MVDCP-2). There are two purposes of the produced output clock voltage of each stage in the MVDCP-2 circuit. Firstly, it is to be the pumping clock of the nmos diode in the chained of charge pump structure. Secondly, it provides clock scheme for the following stage of clock voltage-doubler to produce higher amplitude of clock voltage. The concept is realized by the circuit of MVDCP-2, as shown in Fig. 3. Now we discussed the multi-staged voltage doubler clock scheme first. In the clock scheme, voltage doubler is connected stage by stage. As the input clock goes from 0 to V DD, the left output of the first stage will go from 0 to 2V DD, the right output of the first stage will go from 2V DD to 0. The left output of the second stage will go from 3V DD to 0 and the right output of the second stage will go from 0 to 3V DD at steady state. By suitable connection, the above four output clock voltages are
3 INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE Fig. 5. The pumping voltage of various stages of MVDCP-2, where V DD =2V, V CLK =2V and f=25mhz in the circuit. Fig. 6. The pumping voltages of a four-staged MVDCP-2 at various simulation frequencies (@ V DD =2V, V CLK =2V). used to be the pumping clock of the chained of the nmos diode. The receiving of the pumping voltage of capacitor C 1, C 2, C 3 and C 4 will be 0V, 2V DD, 0V and 3V DD, respectively as the input clock is 0V. The receiving of the pumping voltage of capacitor C 1, C 2, C 3 and C 4 will be 2V DD, 0V, 3V DD and 0V, respectively as the input clock is V DD. The circuit scheme of MVDCP-2 shows smaller chip area as it compared with the circuit scheme of MVDCP. B. Simulation results of the multi-staged voltage-doubler charge pump circuit (MVDCP-2) A four-staged multi-staged voltage-doubled charge pump circuit (MVDCP-2) is shown in Fig. 3. The simulation result of the output voltage of each stage of the multi-staged voltagedoubler charge pump circuit (MVDCP-2) is shown in Fig. 5. Both the supply voltage V DD and the input clock voltage V CLK are 2V, and the operation frequency is 25MHz. This figure shows the output voltage vs. operation time of different output stages. The output voltage can reach to 4.21V after one stage of pumping. As the number of the stages is increased, the output voltage is increased steadily. For an eight-staged MVDCP-2, its output voltage can be pumped up to 37.85V. Fig. 6 shows the pumping voltage of a four-staged MVDCP- 2 at various operating frequencies. The operating frequency is varied from 25, 50, 100, 200 to 500MHz, respectively. A higher output voltage is obtained at low frequency operation. The operation frequency of 25, 50 and 100MHz of the circuit can pump similar output voltage. The output voltage degraded serious as the operation frequency increased to 200MHz. The pumping capacitor can be charged to a more saturated situation under low frequency operation. On the other hand, as the operating frequency is increased the charging of the pumping capacitor is reduced, so it resulted in a lower pumping voltage. A comparison of the pumping voltage of various charge pump circuits is discussed. The MVPCP-2 is compared with some other charge pump circuits, the MVDCP-1, the VDCP, the Dickson charge pump circuit [5] and NCP-2 [8] charge pump circuit. The output voltage vs. number of stages of various charge pump circuits, Dickson charge pump, NCP-2, VDCP, Fig. 7. A comparison of the pumping voltage of MVDCP-2, MVDCP-1, VDCP, NCP-2 and Dickson charge pump at different number of pumping stages. MVDCP-1 and MVDCP-2 is shown in Fig. 7. The results are the simulation of HSpice under CMOS 0.35 um process with V CLK =V DD =2V, the pump capacitor is 20pF, the load capacitor is 10pF and at the operating frequency of 25MHz. At each stage, the MVDCP-2 shows a lower output voltage than that of MVDVP-1 while much higher than that of another circuits. In the MVDCP-1, the pumping voltage is equal to 4.31V after one stage pumping, is equal to 31.09V after five stages pumping and is equal to 40.37V after seven stages pumping. The MVDCP-2 shows lower pumping voltages at the same simulation condition. The pumping voltage is equal to 4.21V after one stage pumping, is equal to 21.31V after five stages pumping and is equal to 34.28V after seven stages pumping. While, these results are much higher than that of the VDCP, the Dickson charge pump and the NCP-2. In this figure we also find that the Dickson charge pump and NCP-2 will saturate after many stages of pumping while the MVDCP-2 did not show any tendency for saturation. The pumping voltage can be increased more as the stages of the MVDCP-2 are increased. Fig. 8 compares the simulated output voltages of the Dickson, NCP-2, VDCP, and the new proposed charge pump
4 INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE Fig. 8. A comparison of the pumping voltage of MVDCP-1, MVDCP-2, VDCP, NCP-2 and Dickson charge pump at different supply voltage. circuits under different power supply voltages (V DD ) without output current loading. The output voltages are obtained after three stages of pumping of these circuits, respectively. The output voltages of these charge pump circuits are degraded when the power supply voltage is decreased. However, the new proposed charge pump circuit still has higher output voltages under the lower power supply voltage because the proposed charge pump circuit has better pumping efficiency. Thus, the proposed charge pump circuit is more suitable in low-voltage processes than the prior designs. Fig. 9 shows the simulated output voltages of the MVDCP-2, MVDCP-1, VDCP, NCP- 2 and Dickson charge pump under different output currents. When the output current is increased, the output voltages of these charge pump circuit are decreased. The output voltage is 7.75V, 5.95V, 4.7V, 3.7V and 2.4V, respectively, at the output current of 30 µa. The output voltages of the proposed charge pump circuit with different output currents are much higher than those of other charge pump circuits. Especially, with the higher output current of 50 µa, the proposed charge pump circuit still has the better pumping performance than others. In addition, the high pumping clock voltage in the new proposed charge pump circuit could fully turned on to transfer the charges, but all MOSFET switches in the Dickson charge pump circuit and NCP-2 are diode-connected transistors, which have the threshold voltage drop problem. Thus, the proposed charge pump circuit has better pumping performance. III. CONCLUSION The new version (MVDCP-2) of charge pump circuit by using multi-staged voltage-doubler as clock scheme is proposed. Although it shows lower pumping efficiency than the previous version (MVDCP-1) while the area of chip size is greatly reduced. The MVDCP-2 still shows much higher pumping voltage than another charge circuits. No saturation of the pumping voltage is found as the pumping stage increased. It also shows suitable application for low power supply system. Fig. 9. The output voltage vs. output current of the MVDCP-2, MVDCP-1, VDCP, NCP-2 and Dickson charge pump. ACKNOWLEDGMENT The authors would like to thank the National Science Council of the Republic of China, for financially supporting the research under Contract No. NSC E The simulation software was support by CIC. REFERENCES [1] T. Tanzawa, T. Tanaka, K. Takeuchi, and H. Nakamura, Circuit technologies for a single-1.8 V flash memory, IEEE J. Solid State Circuits, vol.31, no.1, 2002, pp [2] T. Kawahara, T. Kobayashi, Y. Jyouno, S. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, and K. Kimura, Bit line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories, IEEE J. Solid-State Circuits, vol.31, pp , Nov [3] T. B. Cho and P. R. Gray, A 10 b, 20 M sample/s, 35 mw pipeline A/D converter, IEEE J. Solid-State Circuits, vol.30, 1995, pp [4] R. St. Pierre, Low-power BiCMOS op amp with integrated current mode charge pump, IEEE J. Solid State Circuits, vol.35, no.7, 2000, pp [5] J. F. Dickson, On-chip high voltage generation in MNOS integrated circuits using an improved voltage multiplier technique, IEEE J. Solid State Circuits, vol.sc-11, No.3, 1976, pp [6] T. Tanzawa and T. Tanaka, A dynamic analysis of the Dickson charge pump circuit, IEEE J. Solid State Circuits, vol.32, No.8, 1997, pp [7] J. S. Witters, G. Groeseneken, H. E. Maes, Analysis and modeling of onchip high-voltage generator circuits for use in EEPROM circuits, IEEE J. Solid State Circuits, vol.24, No.5, 1989, pp [8] J. T. Wu, K. L. Chang, MOS charge pumps for low-voltage operation, IEEE J. Solid State Circuit, Vol.33, No.4, 1998, pp [9] N. Yan and H. Min, High efficiency all-pmos charge pump for lowvoltage operations, Elect. Lett., vol.42, no.5, 2006, pp [10] Y. Moisiadis, I. Bouras and A. Arapoyanni, A CMOS charge pump for low voltage operation, Proc. IEEE International Symposium on circuits and systems, Geneva, 2000, pp.v577-v580. [11] W. C. Huang, J. C. Cheng and P. C. Liou, A charge pump circuit cascading high-voltage clock generator, Proc. IEEE International Symposium on Electronic Design, Test & Application, pp , 2008, Hong Kong SAR, China. [12] W. C. Huang, J. C. Cheng and P. C. Liou, A charge pump circuit using multi-staged voltage doubler clock scheme, Proc. International Conference on Microelectronics, pp , 2007, Cairo, Egypt.
5 INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE Wen-Chang Huang was born on February 16, He received the B.S. degree in electronics engineering from Tamkang University 1989 and the M. S.and Ph.D. degrees in electronic engineering from Chiao Tung University, Hsinchu, Taiwan in 1991 and 1996, respectively. From 1998 to 2003, he was an Assistant Professor at the Department of Electronic engineering, Ta Hwa Institute of Technology, Hsin Chu, Taiwan. From 2003 to 2005, he was an Assistant Professor at the Department of Electronic engineering, Kun Shan University, Tainan, Taiwan. He is currently an Associate Professor at the Department of Electronic engineering, Kun Shan University, Tainan, Taiwan. His current research is in the areas of thin films material, semiconductor device and VLSI design. Po-Chih Liu received the MS. degree from the Department of Electronic Engineering, Kun Shan University in He is currently an IC layout engineer, Synerchip Co. Ltd. Jin-Chang Cheng received the Ph.D. degree from the Department of Electrical Engineering, State University of New York at Stony Brook in He is now with the Department of Accounting and Information System, Chang Jung Christian University, Tainan, Taiwan, R.O.C.. His research interests include digital system design, digital signal processing and image processing.
HT7660. CMOS Switched-Capacitor Voltage Converter. Features. Applications. General Description. Block Diagram
CMOS Switched-Capacitor Voltage Converter Features Simple conversion of V DD to V DD Cascade connection (two devices are connected, V OUT = 2 V DD ) Boost pin for higher switching frequency Easy to use
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationStatic-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology
Static-Noise-Margin Analysis of Conventional 6T SRAM Cell at 45nm Technology Nahid Rahman Department of electronics and communication FET-MITS (Deemed university), Lakshmangarh, India B. P. Singh Department
More informationA true low voltage class-ab current mirror
A true low voltage class-ab current mirror A. Torralba, 1a) R. G. Carvajal, 1 M. Jiménez, 1 F. Muñoz, 1 and J. Ramírez-Angulo 2 1 Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros,
More informationA 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications
A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering
More informationDesign and analysis of flip flops for low power clocking system
Design and analysis of flip flops for low power clocking system Gabariyala sabadini.c PG Scholar, VLSI design, Department of ECE,PSNA college of Engg and Tech, Dindigul,India. Jeya priyanka.p PG Scholar,
More informationA 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.3, JUNE, 2013 http://dx.doi.org/10.5573/jsts.2013.13.3.185 A 1.62/2.7/5.4 Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO
More informationS. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India
Power reduction on clock-tree using Energy recovery and clock gating technique S. Venkatesh, Mrs. T. Gowri, Department of ECE, GIT, GITAM University, Vishakhapatnam, India Abstract Power consumption of
More informationClock Distribution in RNS-based VLSI Systems
Clock Distribution in RNS-based VLSI Systems DANIEL GONZÁLEZ 1, ANTONIO GARCÍA 1, GRAHAM A. JULLIEN 2, JAVIER RAMÍREZ 1, LUIS PARRILLA 1 AND ANTONIO LLORIS 1 1 Dpto. Electrónica y Tecnología de Computadores
More informationCMOS Power Consumption and C pd Calculation
CMOS Power Consumption and C pd Calculation SCAA035B June 1997 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationA MOSFET only, Step-Up DC-DC Micro Power Converter, for Solar Energy Harvesting Applications
A MOSFET only, Step-Up DC-DC Micro Power Converter, for Solar Energy Harvesting Applications Carlos Carvalho, and Nuno Paulino, Member, IEEE Abstract In this paper, a step-up micro power converter for
More informationVARIABLE-frequency oscillators (VFO s) phase locked
1406 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 9, SEPTEMBER 1998 A 2-V 2-GHz BJT Variable Frequency Oscillator Wei-Zen Chen and Jieh-Tsorng Wu, Member, IEEE Abstract A new LC-tuned negative-resistance
More information24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128
24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales DESCRIPTION Based on Avia Semiconductor s patented technology, HX711 is a precision 24-bit analogto-digital converter (ADC) designed for weigh
More informationIntroduction to CMOS VLSI Design
Introduction to CMOS VLSI esign Slides adapted from: N. Weste,. Harris, CMOS VLSI esign, Addison-Wesley, 3/e, 24 Introduction Integrated Circuits: many transistors on one chip Very Large Scale Integration
More informationA 10,000 Frames/s 0.18 µm CMOS Digital Pixel Sensor with Pixel-Level Memory
Presented at the 2001 International Solid State Circuits Conference February 5, 2001 A 10,000 Frames/s 0.1 µm CMOS Digital Pixel Sensor with Pixel-Level Memory Stuart Kleinfelder, SukHwan Lim, Xinqiao
More informationISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7
ISSCC 2003 / SESSION 13 / 40Gb/s COMMUNICATION ICS / PAPER 13.7 13.7 A 40Gb/s Clock and Data Recovery Circuit in 0.18µm CMOS Technology Jri Lee, Behzad Razavi University of California, Los Angeles, CA
More informationCMOS Switched-Capacitor Voltage Converters ADM660/ADM8660
CMOS Switched-Capacitor Voltage Converters ADM66/ADM866 FEATURES ADM66: Inverts or Doubles Input Supply Voltage ADM866: Inverts Input Supply Voltage ma Output Current Shutdown Function (ADM866) 2.2 F or
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationCMOS, the Ideal Logic Family
CMOS, the Ideal Logic Family INTRODUCTION Let s talk about the characteristics of an ideal logic family. It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have
More informationHigh Intensify Interleaved Converter for Renewable Energy Resources
High Intensify Interleaved Converter for Renewable Energy Resources K. Muthiah 1, S.Manivel 2, Gowthaman.N 3 1 PG Scholar, Jay Shriram Group of Institutions,Tirupur 2 Assistant Professor, Jay Shriram Group
More informationcss Custom Silicon Solutions, Inc.
css Custom Silicon Solutions, Inc. CSS555(C) CSS555/ PART DESCRIPTION The CSS555 is a micro-power version of the popular 555 Timer IC. It is pin-for-pin compatible with the standard 555 timer and features
More informationTDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS
CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS Fold-Back Characteristic provides Overload Protection for External Diodes Burst Operation under Short-Circuit and no Load Conditions
More informationA New Programmable RF System for System-on-Chip Applications
Vol. 6, o., April, 011 A ew Programmable RF System for System-on-Chip Applications Jee-Youl Ryu 1, Sung-Woo Kim 1, Jung-Hun Lee 1, Seung-Hun Park 1, and Deock-Ho Ha 1 1 Dept. of Information and Communications
More information1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
More informationCharge Pump Circuits: An Overview on Design Strategies and Topologies. Feature. Abstract. Gaetano Palumbo and Domenico Pappalardo
Feature Gaetano Palumbo and Domenico Pappalardo Abstract Due to the continuous power supply reduction, charge pumps circuits are widely used in integrated circuits (Is) devoted to several kind of applications
More informationDC/DC BUCK Converter for Renewable Energy Applications Mr.C..Rajeshkumar M.E Power Electronic and Drives,
DC/DC BUCK Converter for Renewable Energy Applications Mr.C..Rajeshkumar M.E Power Electronic and Drives, Mr.C.Anandaraj Assistant Professor -EEE Thiruvalluvar college of Engineering And technology, Ponnur
More informationA Survey on Sequential Elements for Low Power Clocking System
Journal of Computer Applications ISSN: 0974 1925, Volume-5, Issue EICA2012-3, February 10, 2012 A Survey on Sequential Elements for Low Power Clocking System Bhuvana S ECE Department, Avinashilingam University
More informationLOW POWER DESIGN OF DIGITAL SYSTEMS USING ENERGY RECOVERY CLOCKING AND CLOCK GATING
LOW POWER DESIGN OF DIGITAL SYSTEMS USING ENERGY RECOVERY CLOCKING AND CLOCK GATING A thesis work submitted to the faculty of San Francisco State University In partial fulfillment of the requirements for
More informationTwo-Phase Clocking Scheme for Low-Power and High- Speed VLSI
International Journal of Advances in Engineering Science and Technology 225 www.sestindia.org/volume-ijaest/ and www.ijaestonline.com ISSN: 2319-1120 Two-Phase Clocking Scheme for Low-Power and High- Speed
More informationA Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-4, Issue-1 E-ISSN: 2347-2693 A Novel Low Power Fault Tolerant Full Adder for Deep Submicron Technology Zahra
More informationBURST-MODE communication relies on very fast acquisition
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 437 Instantaneous Clockless Data Recovery and Demultiplexing Behnam Analui and Ali Hajimiri Abstract An alternative
More informationA MULTILEVEL INVERTER FOR SYNCHRONIZING THE GRID WITH RENEWABLE ENERGY SOURCES BY IMPLEMENTING BATTERY CUM DC-DC CONERTER
A MULTILEVEL INVERTER FOR SYNCHRONIZING THE GRID WITH RENEWABLE ENERGY SOURCES BY IMPLEMENTING BATTERY CUM DC-DC CONERTER 1 KARUNYA CHRISTOBAL LYDIA. S, 2 SHANMUGASUNDARI. A, 3 ANANDHI.Y 1,2,3 Electrical
More informationClass 18: Memories-DRAMs
Topics: 1. Introduction 2. Advantages and Disadvantages of DRAMs 3. Evolution of DRAMs 4. Evolution of DRAMs 5. Basics of DRAMs 6. Basics of DRAMs 7. Write Operation 8. SA-Normal Operation 9. SA-Read Operation
More informationCO2005: Electronics I (FET) Electronics I, Neamen 3th Ed. 1
CO2005: Electronics I The Field-Effect Transistor (FET) Electronics I, Neamen 3th Ed. 1 MOSFET The metal-oxide-semiconductor field-effect transistor (MOSFET) becomes a practical reality in the 1970s. The
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationImplementation of a 2.45GHz Passive RFID Transponder Chip in 0.18μm CMOS *
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 26, 597-610 (2010) Implementation of a 2.45GHz Passive RFID Transponder Chip in 0.18μm CMOS * Department of Electrical Engineering National Chi-Nan University
More informationHandout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories
Handout 17 by Dr Sheikh Sharif Iqbal Memory Unit and Read Only Memories Objective: - To discuss different types of memories used in 80x86 systems for storing digital information. - To learn the electronic
More informationAnalysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization
Analysis and Design of High gain Low Power Fully Differential Gain- Boosted Folded-Cascode Op-amp with Settling time optimization Shubhara Yewale * and R. S. Gamad ** * (Department of Electronics & Instrumentation
More informationSWITCH-MODE POWER SUPPLY CONTROLLER PULSE OUTPUT DC OUTPUT GROUND EXTERNAL FUNCTION SIMULATION ZERO CROSSING INPUT CONTROL EXTERNAL FUNCTION
SWITCH-MODE POWER SUPPLY CONTROLLER. LOW START-UP CURRENT. DIRECT CONTROL OF SWITCHING TRAN- SISTOR. COLLECTOR CURRENT PROPORTIONAL TO BASE-CURRENT INPUT REERSE-GOING LINEAR OERLOAD CHARACTERISTIC CURE
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationClock- and data-recovery IC with demultiplexer for a 2.5 Gb/s ATM physical layer controller
Downloaded from orbit.dtu.dk on: Jan 04, 2016 Clock and datarecovery IC with demultiplexer for a 2.5 Gb/s ATM physical layer controller Hansen, Flemming; Salama, C.A.T. Published in: Proceedings of the
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationLM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators
Low Power Low Offset Voltage Quad Comparators General Description The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mv max for
More informationSequential Circuit Design
Sequential Circuit Design Lan-Da Van ( 倫 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2009 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines
More informationThe Flyback Converter
The Flyback Converter Lecture notes ECEN4517! Derivation of the flyback converter: a transformer-isolated version of the buck-boost converter! Typical waveforms, and derivation of M(D) = V/! Flyback transformer
More informationA 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link Kang jik Kim, Ki sang Jeong, Seong ik Cho The Department of Electronics Engineering Chonbuk National
More informationA Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes
1700 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 11, NOVEMBER 2001 A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes Taehee Cho, Yeong-Taek Lee, Eun-Cheol
More informationHCC/HCF4032B HCC/HCF4038B
HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE
More informationLC7218, 7218M, 7218JM
Ordering number : EN4758B CMOS LSI LC7218, 7218M, 7218JM PLL Frequency Synthesizer for Electronic Tuning in AV Systems Overview The LC7218, LC7218M and LC7218JM are PLL frequency synthesizers for electronic
More informationLow leakage and high speed BCD adder using clock gating technique
Low leakage and high speed BCD adder using clock gating technique Mr. Suri shiva 1 Mr K.R.Anudeep Laxmikanth 2 Mr. Naveen Kumar.Ch 3 Abstract The growing market of mobile, battery powered electronic systems
More informationDS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
More informationZero voltage drop synthetic rectifier
Zero voltage drop synthetic rectifier Vratislav Michal Brno University of Technology, Dpt of Theoretical and Experimental Electrical Engineering Kolejní 4/2904, 612 00 Brno Czech Republic vratislav.michal@gmail.com,
More informationECE 410: VLSI Design Course Introduction
ECE 410: VLSI Design Course Introduction Professor Andrew Mason Michigan State University Spring 2008 ECE 410, Prof. A. Mason Lecture Notes Page i.1 Age of electronics microcontrollers, DSPs, and other
More informationcss Custom Silicon Solutions, Inc.
css Custom Silicon Solutions, Inc. GENERAL PART DESCRIPTION The is a micropower version of the popular timer IC. It features an operating current under µa and a minimum supply voltage of., making it ideal
More information.OPERATING SUPPLY VOLTAGE UP TO 46 V
L298 DUAL FULL-BRIDGE DRIVER.OPERATING SUPPLY VOLTAGE UP TO 46 V TOTAL DC CURRENT UP TO 4 A. LOW SATURATION VOLTAGE OVERTEMPERATURE PROTECTION LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)
More informationFundamentals of Microelectronics
Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors
More informationSignal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
More informationMultilevel Sequential Logic Circuit Design
International Journal of Electronics and Electrical Engineering Vol., No. 4, December, 4 Multilevel Sequential Logic Circuit Design vni Morgül FSM Vakıf University, iomedical Eng. Dept, Istanbul, Turkey
More informationWHITE LED STEP-UP CONVERTER. Features
General Description The is an inductor-based DC/DC converter designed to drive up to eight white LEDs in series for backlight. Only one feedback resistor is needed to control the LED current and obtain
More informationFault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary
Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at
More informationFeatures. Symbol JEDEC TO-220AB
Data Sheet June 1999 File Number 2253.2 3A, 5V,.4 Ohm, N-Channel Power MOSFET This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching
More informationA 2 Gbps to 12 Gbps Wide-Range CDR with Automatic Frequency Band Selector
JOURNAL OF ELECTRONIC SCIENCE AND TECHNOLOGY, VOL. 10, NO. 1, MARCH 2012 67 A 2 Gbps to 12 Gbps Wide-Range CDR with Automatic Frequency Band Selector Chao-Ye Wen, Zhi-Ge Zou, Wei He, Jian-Ming Lei, and
More informationLOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP Anurag #1, Gurmohan Singh #2, V. Sulochana #3 # Centre for Development of Advanced Computing, Mohali, India 1 anuragece09@gmail.com 2 gurmohan@cdac.in
More informationParametric variation analysis of CUK converter for constant voltage applications
ISSN (Print) : 232 3765 (An ISO 3297: 27 Certified Organization) Vol. 3, Issue 2, February 214 Parametric variation analysis of CUK converter for constant voltage applications Rheesabh Dwivedi 1, Vinay
More informationSupply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff
Supply voltage Supervisor TL77xx Series Author: Eilhard Haseloff Literature Number: SLVAE04 March 1997 i IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More information10 BIT s Current Mode Pipelined ADC
10 BIT s Current Mode Pipelined ADC K.BHARANI VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA kothareddybharani@yahoo.com P.JAYAKRISHNAN VLSI DEPARTMENT VIT UNIVERSITY VELLORE, INDIA pjayakrishnan@vit.ac.in
More informationICL7660, ICL7660A. CMOS Voltage Converters. Features. itle L76, L76 A) bjec. ltag. nver s) utho ) eyw s tersi. Applications.
TM ICL, ICLA Data Sheet April 999 File Number. itle L, L A) bjec MO ltag nver s) utho ) eyw s tersi rpor on, arge mp, ltage nvert ltage uble ltage erte X, X, C, CMOS Voltage Converters The Intersil ICL
More information1.5A ASYNCHRONOUS DC-DC BUCK CONV
General Description The is a 1.4MHz fixed frequency, current mode, PWM buck (step-down) DC-DC converter, capable of driving a 1.5A load with high efficiency, excellent line and load regulation. The device
More informationSpread-Spectrum Crystal Multiplier DS1080L. Features
Rev 1; 3/0 Spread-Spectrum Crystal Multiplier General Description The is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs
More informationRadiowe zdalne sterowanie
Radiowe zdalne sterowanie 2 12 Series of Decoders Features Operating voltage: 2.4V~12V Low power and high noise immunity CMOS technology Low stand-by current Capable of decoding 12 bits of information
More informationOn the Design and Characterization of Femtoampere Current-Mode Circuits
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 8, AUGUST 2003 1353 On the Design and Characterization of Femtoampere Current-Mode Circuits Bernabé Linares-Barranco and Teresa Serrano-Gotarredona Abstract
More informationRead-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards
Points ddressed in this Lecture Lecture 8: ROM Programmable Logic Devices Professor Peter Cheung Department of EEE, Imperial College London Read-only memory Implementing logic with ROM Programmable logic
More information8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
More informationHT1632C 32 8 &24 16 LED Driver
328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for
More informationLocation-Aware and Safer Cards: Enhancing RFID Security and Privacy
Location-Aware and Safer Cards: Enhancing RFID Security and Privacy 1 K.Anudeep, 2 Mrs. T.V.Anantha Lakshmi 1 Student, 2 Assistant Professor ECE Department, SRM University, Kattankulathur-603203 1 anudeepnike@gmail.com,
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationHigh-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More informationModule 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationCreating a Usable Power Supply from a Solar Panel
Creating a Usable Power Supply from a Solar Panel An exploration in DC- DC converters By Kathleen Ellis Advised by Dr. Derin Sherman Department of Physics, Cornell College November 21, 2012 Introduction
More informationCurrent-Controlled Slew-Rate Adjustable Trapezoidal Waveform Generators for Low- and High-Voltage Applications
Current-Controlled Slew-Rate Adjustable Trapezoidal Waveform Generators for Low- and High-Voltage Applications Mariusz Jankowski, and Andrzej Napieralski, Senior Member, IEEE Abstract An approach to design
More information2.45 GHz Power and Data Transmission for a Low-Power Autonomous Sensors Platform
9.4.45 GHz Power and Data Transmission for a Low-Power Autonomous Sensors Platform Stefano Gregori 1, Yunlei Li 1, Huijuan Li 1, Jin Liu 1, Franco Maloberti 1, 1 Department of Electrical Engineering, University
More informationDiode Applications. by Kenneth A. Kuhn Sept. 1, 2008. This note illustrates some common applications of diodes.
by Kenneth A. Kuhn Sept. 1, 2008 This note illustrates some common applications of diodes. Power supply applications A common application for diodes is converting AC to DC. Although half-wave rectification
More informationDesign of a Reliable Broadband I/O Employing T-coil
198 SEOK KIM et al : DESIGN OF A RELIABLE BROADBAND I/O EMPLOYING T-COIL Design of a Reliable Broadband I/O Employing T-coil Seok Kim, Shinae Kim, Goeun Jung, Kee-Won Kwon, and Jung-Hoon Chun Abstract
More information5495A DM7495 4-Bit Parallel Access Shift Registers
5495A DM7495 4-Bit Parallel Access Shift Registers General Description These 4-bit registers feature parallel and serial inputs parallel outputs mode control and two clock inputs The registers have three
More informationImplementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0
More informationImplementation of High Step-Up Solar Power Optimizer for DC Micro Grid Application
Implementation of High tepup olar Power Optimizer for C Micro Grid Application hihming Chen, KeRen Hu, TsorngJuu Liang, and YiHsun Hsieh Advanced Optoelectronic Technology Center epartment of Electrical
More informationSerial port interface for microcontroller embedded into integrated power meter
Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia
More informationFeatures. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.
February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.
More informationModel-Based Synthesis of High- Speed Serial-Link Transmitter Designs
Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs Ikchan Jang 1, Soyeon Joo 1, SoYoung Kim 1, Jintae Kim 2, 1 College of Information and Communication Engineering, Sungkyunkwan University,
More informationProgrammable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 11 MOSFET part 2 guntzel@inf.ufsc.br I D -V DS Characteristics
More informationPower Noise Analysis of Large-Scale Printed Circuit Boards
Power Noise Analysis of Large-Scale Printed Circuit Boards V Toshiro Sato V Hiroyuki Adachi (Manuscript received July 6, 2007) Recent increases in digital-equipment operation frequency and decreases in
More informationRF Energy Harvesting Circuits
RF Energy Harvesting Circuits Joseph Record University of Maine ECE 547 Fall 2011 Abstract This project presents the design and simulation of various energy harvester circuits. The overall design consists
More information1. Learn about the 555 timer integrated circuit and applications 2. Apply the 555 timer to build an infrared (IR) transmitter and receiver
Electronics Exercise 2: The 555 Timer and its Applications Mechatronics Instructional Laboratory Woodruff School of Mechanical Engineering Georgia Institute of Technology Lab Director: I. Charles Ume,
More informationTest Solution for Data Retention Faults in Low-Power SRAMs
Test Solution for Data Retention Faults in Low-Power SRAMs L. B. Zordan 1 A. Bosio 1 L. Dilillo 1 P. Girard 1 A. Todri 1 A. Virazel 1 N. Badereddine 2 1 LIRMM - Université Montpellier II / CNRS 161, rue
More informationRong-Jyi YANG, Nonmember and Shen-Iuan LIU a), Member
1726 PAPER Special Section on Papers Selected from AP-ASIC 2004 A Fully Integrated 1.7 3.125 Gbps Clock and Data Recovery Circuit Using a Gated Frequency Detector Rong-Jyi YANG, Nonmember and Shen-Iuan
More informationRelationship between large subject matter areas
H02M APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER;
More informationFeatures. Note Switches shown in digital high state
DAC1020 DAC1021 DAC1022 10-Bit Binary Multiplying D A Converter DAC1220 DAC1222 12-Bit Binary Multiplying D A Converter General Description The DAC1020 and the DAC1220 are respectively 10 and 12-bit binary
More information