High-Speed Computing & Co-Processing with FPGAs
|
|
|
- Sydney Hubbard
- 8 years ago
- Views:
Transcription
1 High-Speed Computing & Co-Processing with FPGAs FPGAs (Field Programmable Gate Arrays) are slowly becoming more and more advanced and practical as high-speed computing platforms. In this talk, David will provide an in-depth introduction into the guts and capabilities of modern day FPGAs and show how you can take your current algorithms and efficiently convert them to gate logic and run them on hardware. This presentation will also introduce a set of open source cores (jawn v1.0) that will implement the basic functionality of john the ripper on FPGAs and allow you to crack password hashes as fast as 100+ PCs using FPGA PCMCIA cards on your laptop. David Hulton <dhulton@picocomputing.com> Founder, Dachb0den Labs Chairman, ToorCon Information Security Conference Embedded Systems Engineer, Pico Computing, Inc.
2 Disclaimer Educational purposes only Full disclosure I'm not a hardware guy
3 Goals This talk will cover: Introduction to FPGAs Verilog Optimization Concepts Cryptography History Password File Cracker (jawn v0.1) Artificial Intelligence Neural Networks
4 Introduction to FPGAs Field Programmable Gate Array Lets you prototype IC's Code translates directly into circuit logic
5 Introduction to FPGAs Configurable Logic Blocks (CLBs) Registers (flip flops) for fast data storage Logic Routing Input/Output Blocks (IOBs) Basic pin logic (flip flops, muxs, etc) Block Ram Internal memory for data storage Digial Clock Managers (DCMs) Clock distribution Programmable Routing Matrix Intelligently connects all components together PPC
6 FPGA Pros / Cons Pros Common Hardware Benefits Massively parallel Pipelineable Reprogrammable Cons Self-reconfiguration Size constraints / limitations More difficult to code & debug
7 Introduction to FPGAs Common Applications Encryption / decryption AI / Neural networks Digital signal processing (DSP) Software radio Image processing Communications protocol decoding Matlab / Simulink code acceleration Etc.
8 Introduction to FPGAs Common Applications Encryption / decryption AI / Neural networks Digital signal processing (DSP) Software radio Image processing Communications protocol decoding Matlab / Simulink code acceleration Etc.
9 Types of FPGAs Antifuse Programmable only once Flash Programmable many times SRAM Programmable dynamically Most common technology Requires a loader (doesn't keep state after poweroff)
10 Development Platform ROAG PCMCIA Form Factor Virtex II-Pro (XC2VP4-5) Embedded PowerPC MB RAM 32MB Flash 10/100 Ethernet Synchronous Serial Port 2 RS232 Ports CANBus Satellite Radio Controller
11 Development Platform Virtex II-Pro (XC2VP4-5) 6,768 Logic Cells 12KB of Registers (Distributed RAM) ~ 180,000 Gates 64KB of Block RAM PowerPC mhz Max Clock Speed
12 Development Platform FPGA Programming PCMCIA JTAG Embedded System Xilinx's Microkernel Linux OpenBSD / NetBSD / etc?
13 Creating Your Project Tools ISE 6.3i Chipscope 6.3i Modelsim 5.8c EDK 6.3i Installation date + 60-day trials available on xilinx.com
14 Verilog Hardware Description Language Simple C-like Syntax Like Go - Easy to learn, difficult to master
15 Demonstration Interfacing with the PCMCIA bus Creating your design Building Running
16 PCMCIA Bus Lines Address Data In Data Out Read Write Example 0x10C8000 0xBEEF 0x4110 Read in input from PCMCIA bus Invert bits and return it
17 Massively Parallel Example PC (32 * ~ 7 clock 3.0Ghz for(i = 0; i < 32; i++) c[i] = a[i] * b[i]; Hardware (1 clock 300Mhz a b c x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
18 Massively Parallel Example PC Speed scales with # of instructions & clock speed Hardware Speed scales with FPGA's: Size Clock Speed
19 Pipeline Example PC (x * ~ 10 clock 3.0Ghz for(i = 0; i < x; i++) f[i] = a[i] + b[i] * c[i] d[i] ^ e[i] Hardware (x + 3 clock 300Mhz + x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns 4ns Out
![d[i] ^ e[i] Hardware (x + 3 clock cycles) @ 300Mhz +](/docs-images/41/3817062/images/page_19.jpg "x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns")
20 Pipeline Example PC (x * ~ 10 clock 3.0Ghz for(i = 0; i < x; i++) f[i] = a[i] + b[i] * c[i] d[i] ^ e[i] Hardware (x + 3 clock 300Mhz + x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns 4ns Out
![d[i] ^ e[i] Hardware (x + 3 clock cycles) @ 300Mhz +](/docs-images/41/3817062/images/page_20.jpg "x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns")
21 Pipeline Example PC (x * ~ 10 clock 3.0Ghz for(i = 0; i < x; i++) f[i] = a[i] + b[i] * c[i] d[i] ^ e[i] Hardware (x + 3 clock 300Mhz + x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns 4ns Out
22 Pipeline Example PC (x * ~ 10 clock 3.0Ghz for(i = 0; i < x; i++) f[i] = a[i] + b[i] * c[i] d[i] ^ e[i] Hardware (x + 3 clock 300Mhz + x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns 4ns Out
23 Pipeline Example PC (x * ~ 10 clock 3.0Ghz for(i = 0; i < x; i++) f[i] = a[i] + b[i] * c[i] d[i] ^ e[i] Hardware (x + 3 clock 300Mhz + x - ^ Stage 1 Stage 2 Stage 3 Stage 4 In 1ns 2ns 3ns 4ns Out
24 Pipeline Example PC Speed scales with # of instructions & clock speed Hardware Speed scales with FPGA's: Size Clock speed Slowest operation in the pipeline
25 Self-Reconfiguration Example PC data = MultiplyArrays(a, b); RC4(key, data, len); m = MD5(data, len); Hardware Control Logic MultiplyArrays.bit RC4.bit MD5.bit
26 Self-Reconfiguration Example PC data = MultiplyArrays(a, b); RC4(key, data, len); m = MD5(data, len); Hardware Control Logic MultiplyArrays.bit RC4.bit MD5.bit
27 Self-Reconfiguration Example PC data = MultiplyArrays(a, b); RC4(key, data, len); m = MD5(data, len); Hardware Control Logic MultiplyArrays.bit RC4.bit MD5.bit
28 History of FPGAs and Cryptography Minimal Key Lengths for Symmetric Ciphers Ronald L. Rivest (R in RSA) Bruce Schneier (Blowfish, Twofish, etc) Tsutomu Shimomura (Mitnick) A bunch of other ad hoc cypherpunks
29 History of FPGAs and Cryptography Budget Tool 40-bits 56-bits Recom Pedestrian Hacker Tiny Computers 1 week infeasible 45 $400 FPGA 5 hours 38 years 50 Small Company $10K FPGA 12 min 556 days 55 Corporate Department $300K FPGA 24 sec 19 days 60 ASIC 0.18 sec 3 hrs Big Company $10M FPGA 0.7 sec 13 hrs 70 ASIC sec 6 min Intelligence Agency $300M ASIC sec 12 sec 75
30 History of FPGAs and Cryptography 40-bit SSL is crackable by almost anyone 56-bit DES is crackable by companies Scared yet? This paper was published in 1996
31 History of FPGAs and Cryptography 1998 The Electronic Frontier Foundation (EFF) Cracked DES in < 3 days Searched ~9,000,000,000 keys/second Cost < $250, Richard Clayton & Mike Bond (University of Cambridge) Cracked DES on IBM ATMs Able to export all the DES and 3DES keys in ~ 20 minutes Cost < $1,000 using an FPGA evaluation board
32 History of FPGAs and Cryptography 2004 Philip Leong, Chinese University of Hong Kong IDEA RC4 50Mb/sec on a P4 vs. 5,247Mb/sec on Pilchard Cracked RC4 keys 58x faster than a P4 Parallelized 96 times on a FPGA Cracks 40-bit keys in 50 hours Cost < $1,000 using a RAM FPGA (Pilchard)
33 Password File Cracker Design Pipeline design Internal cracking engine password = des_crack(hash, options); Interface over PCMCIA Can specify cracking options Bits to search e.g. Search 55-bits (instead of 56) Offset to start search e.g. First card gets offset 0, second card gets offset 2**55 Typeable/printable characters Alpha-numeric Allows for basic distributed cracking & resume functionality
34 Password File Cracker Hash/Options Password Cracker() Y Generate Key N Hash Match? Crypt()
35 Password File Cracker PC (3.0Ghz P4 \w john) ~ 300,000 c/s Hardware (Low end FPGA \w jawn) 100Mhz/25 = ~4,000,000 c/s When timing issues are resolved it should run at 200Mhz Type P4 ROAG 8 ROAGs 56-bits 3808 Y 292 Y 36 Y Typeable / printable 381 Y 28 Y 3.5 Y Alpha-numeric 14 Y 1.1 Y 50 D
36 Up & Coming Pico (PCMCIA) 20k CLBs (~ 600k ~ 350Mhz (3x250Mhz)/25 = ~30m c/s Picomon (Compact Flash) 30k CLBs (~ 1m ~ 400Mhz (5x300Mhz)/25 = ~60m c/s Nest (PCI) 16 Picomons 480k CLBs (~ 16m ~ 400Mhz (16x5x300Mhz)/25 = ~960m c/s NOTE: Straight DES cracking is ~ 24b c/s (> 2.5x faster than the EFF DES cracker)
37 Up & Coming Real Performance Type Pico Picomon Nest 56-bits 36Y 19Y 1.2Y Typeable / printable 3.8Y 1.9Y 43D Alphanumeric 54D 27D 41H Straight DES 1.5Y 277D 17.4D
38 Artificial Intelligence Back Propegation Neural Network Applications Handwriting Recognition Character Recognition Voice Recognition FFTs Automatic Protocol Emulation Pattern Matching Etc.
39 BP Neural Networks Running for(i=0; i<neurons; i++) { } Training for(j=0, x=0; j<layerdimms[i]; j++) x += y[j]*w[j][i]; y[i] = x - t[i]; do { e += Train(y, x); } while (e > ERRMIN);
40 BP Neural Networks Running (XOR) Input Output Training Error
41 Feedback? What do you think? Possible Applications? Questions?
42 Conclusions / Shameful Plugs ToorCon 7 End of September, 2005 San Diego, CA USA ShmooCon Super Bowl Weekend, 2005 Washington DC, USA LayerOne June, 2005 Los Angeles, USA
43 Questions? Suggestions? David Hulton Will be back up soon! OpenCores Xilinx ISE Foundation (Free 60-day trial) Pico Computing, Inc. Products will be available around March, 2005
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Optimising the resource utilisation in high-speed network intrusion detection systems.
Optimising the resource utilisation in high-speed network intrusion detection systems. Gerald Tripp www.kent.ac.uk Network intrusion detection Network intrusion detection systems are provided to detect
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
Reconfigurable System-on-Chip Design
Reconfigurable System-on-Chip Design MITCHELL MYJAK Senior Research Engineer Pacific Northwest National Laboratory PNNL-SA-93202 31 January 2013 1 About Me Biography BSEE, University of Portland, 2002
Hardware and Software
Hardware and Software 1 Hardware and Software: A complete design Hardware and software support each other Sometimes it is necessary to shift functions from software to hardware or the other way around
Chapter 7 Memory and Programmable Logic
NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array
High-Level Synthesis for FPGA Designs
High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch
Simplifying Embedded Hardware and Software Development with Targeted Reference Designs
White Paper: Spartan-6 and Virtex-6 FPGAs WP358 (v1.0) December 8, 2009 Simplifying Embedded Hardware and Software Development with Targeted Reference Designs By: Navanee Sundaramoorthy FPGAs are becoming
Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
Rapid System Prototyping with FPGAs
Rapid System Prototyping with FPGAs By R.C. Coferand Benjamin F. Harding AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
Pre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
Model-based system-on-chip design on Altera and Xilinx platforms
CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology
System on Chip Platform Based on OpenCores for Telecommunication Applications
System on Chip Platform Based on OpenCores for Telecommunication Applications N. Izeboudjen, K. Kaci, S. Titri, L. Sahli, D. Lazib, F. Louiz, M. Bengherabi, *N. Idirene Centre de Développement des Technologies
Fondamenti su strumenti di sviluppo per microcontrollori PIC
Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event
Cryptography & Network-Security: Implementations in Hardware
Kris Gaj joined ECE GMU in Fall 1998 Cryptography & Network-Security: Implementations in Hardware http://ece.gmu.edu/crypto-text.htm 6 Ph.D. Students Pawel Chodowiec Charikleia Zouridaki Chang Shu Sashisu
Horst Görtz Institute for IT-Security
Horst Görtz Institute for IT-Security On the Vulnerability of FPGA Bitstream Encryption against Power Analysis Attacks Extracting Keys from Xilinx Virtex-II FPGAs Amir Moradi, Alessandro Barenghi, Timo
Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com
Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and
Hardware Implementations of RSA Using Fast Montgomery Multiplications. ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner
Hardware Implementations of RSA Using Fast Montgomery Multiplications ECE 645 Prof. Gaj Mike Koontz and Ryon Sumner Overview Introduction Functional Specifications Implemented Design and Optimizations
Interfacing Credit Card-sized PCs to Board Level Electronics
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO2.062-4 (2005) Interfacing Credit Card-sized PCs to Board Level Electronics Flavio Fontanelli 1,
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
A New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications
1 A New, High-Performance, Low-Power, Floating-Point Embedded Processor for Scientific Computing and DSP Applications Simon McIntosh-Smith Director of Architecture 2 Multi-Threaded Array Processing Architecture
Introduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Detector & Electronics Division PPD Lectures Programmable Logic is Key Underlying Technology. First-Level and High-Level
Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,
Chapter 2 Features of Embedded System
Chapter 2 Features of Embedded System Abstract This chapter will introduce the basic elements of embedded systems (or dedicated systems). The integrated control systems represent one of the areas of modern
What is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
2. TEACHING ENVIRONMENT AND MOTIVATION
A WEB-BASED ENVIRONMENT PROVIDING REMOTE ACCESS TO FPGA PLATFORMS FOR TEACHING DIGITAL HARDWARE DESIGN Angel Fernández Herrero Ignacio Elguezábal Marisa López Vallejo Departamento de Ingeniería Electrónica,
9/14/2011 14.9.2011 8:38
Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer
FPGA Music Project. Matthew R. Guthaus. Department of Computer Engineering, University of California Santa Cruz http://vlsida.soe.ucsc.
Department of Computer Engineering, University of California Santa Cruz http://vlsida.soe.ucsc.edu Biographic Info 2006 PhD, University of Michigan in Electrical Engineering 2003-2005 Statistical Physical
Design of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs. MicroBlaze
Getting Started with Embedded System Development using MicroBlaze processor & Spartan-3A FPGAs This tutorial is an introduction to Embedded System development with the MicroBlaze soft processor and low
Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1
(DSF) Quartus II Stand: Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de Quartus II 1 Quartus II Software Design Series : Foundation 2007 Altera
Linux. Reverse Debugging. Target Communication Framework. Nexus. Intel Trace Hub GDB. PIL Simulation CONTENTS
Android NEWS 2016 AUTOSAR Linux Windows 10 Reverse ging Target Communication Framework ARM CoreSight Requirements Analysis Nexus Timing Tools Intel Trace Hub GDB Unit Testing PIL Simulation Infineon MCDS
The Evolution of CCD Clock Sequencers at MIT: Looking to the Future through History
The Evolution of CCD Clock Sequencers at MIT: Looking to the Future through History John P. Doty, Noqsi Aerospace, Ltd. This work is Copyright 2007 Noqsi Aerospace, Ltd. This work is licensed under the
Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance
What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components
Development of a Research-oriented Wireless System for Human Performance Monitoring
Development of a Research-oriented Wireless System for Human Performance Monitoring by Jonathan Hill ECE Dept., Univ. of Hartford jmhill@hartford.edu Majdi Atallah ECE Dept., Univ. of Hartford atallah@hartford.edu
Chapter 5 :: Memory and Logic Arrays
Chapter 5 :: Memory and Logic Arrays Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 5- ROM Storage Copyright 2007 Elsevier 5- ROM Logic Data
AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1
13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group
Seeking Opportunities for Hardware Acceleration in Big Data Analytics
Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who
IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER NETWORKS. Received May 2010; accepted July 2010
ICIC Express Letters Part B: Applications ICIC International c 2010 ISSN 2185-2766 Volume 1, Number 1, September 2010 pp. 71 76 IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
A Comparative Study Of Two Symmetric Encryption Algorithms Across Different Platforms.
A Comparative Study Of Two Symmetric Algorithms Across Different Platforms. Dr. S.A.M Rizvi 1,Dr. Syed Zeeshan Hussain 2 and Neeta Wadhwa 3 Deptt. of Computer Science, Jamia Millia Islamia, New Delhi,
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department
7 Series FPGA Overview
7 Series FPGA Overview 7 Series FPGA Families Maximum Capability Lowest Power and Cost Industry s Best Price/Performance Industry s Highest System Performance Logic Cells Block RAM DSP Slices Peak DSP
A Compact FPGA Implementation of Triple-DES Encryption System with IP Core Generation and On-Chip Verification
Proceedings of the 2010 International Conference on Industrial Engineering and Operations Management Dhaka, Bangladesh, January 9 10, 2010 A Compact FPGA Implementation of Triple-DES Encryption System
SNC-VL10P Video Network Camera
SNC-VL10P Video Network Camera CHANGING THE WAY BUSINESS 2AM. WATCHING HIS NEW PRODUCTION LINE. 10,000 MILES AWAY. COMMUNICATES www.sonybiz.net/netstation CORPORATE COMMUNICATIONS SURVEILLANCE VIDEOCONFERENCING
AES1. Ultra-Compact Advanced Encryption Standard Core. General Description. Base Core Features. Symbol. Applications
General Description The AES core implements Rijndael encoding and decoding in compliance with the NIST Advanced Encryption Standard. Basic core is very small (start at 800 Actel tiles). Enhanced versions
System Considerations
System Considerations Interfacing Performance Power Size Ease-of Use Programming Interfacing Debugging Cost Device cost System cost Development cost Time to market Integration Peripherals Different Needs?
Cryptographic Rights Management of FPGA Intellectual Property Cores
Cryptographic Rights Management of FPGA Intellectual Property Cores Tom Kean Algotronix Ltd. PO Box 23116 Edinburgh EH8 8YB United Kingdom tom@algotronix.com ABSTRACT As the capacity of FPGA s increases
Cryptanalysis with a cost-optimized FPGA cluster
Cryptanalysis with a cost-optimized FPGA cluster Jan Pelzl, Horst Görtz Institute for IT-Security, Germany UCLA IPAM Workshop IV Special Purpose Hardware for Cryptography: Attacks and Applications December
Wireless Local Area. Network Security
Wireless Local Area Network Security HONORS PROJECT CIS 345/ Section 131 Spring 2005 Mentor: Prof. C.S. Rani The first part of this research paper will answer questions such as: what is wireless, how wireless
LatticeECP2/M S-Series Configuration Encryption Usage Guide
Configuration Encryption Usage Guide June 2013 Introduction Technical Note TN1109 All Lattice FPGAs provide configuration data read security, meaning that a fuse can be set so that when the device is read
DS1104 R&D Controller Board
DS1104 R&D Controller Board Cost-effective system for controller development Highlights Single-board system with real-time hardware and comprehensive I/O Cost-effective PCI hardware for use in PCs Application
APPLICATION NOTE AN-409
MEMORY SIMPLIFIES WIRELESS BASE STATION DESIGN APPLICATION NOTE AN-409 ABSTRACT Recent research has shown that the digital signal processor (DSP)/ Dual port/ field programmable gate array (FPGA) chain
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems
Harris Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH
International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 2922 ISSN 2229-5518
International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 2922 Design and Verification of a Software Defined radio platform using Modelsim and Altera FPGA. Barun Sharma,P.Nagaraju,Krishnamurthy
Kirchhoff Institute for Physics Heidelberg
Kirchhoff Institute for Physics Heidelberg Norbert Abel FPGA: (re-)configuration and embedded Linux 1 Linux Front-end electronics based on ADC and digital signal processing Slow control implemented as
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware Shaomeng Li, Jim Tørresen, Oddvar Søråsen Department of Informatics University of Oslo N-0316 Oslo, Norway {shaomenl, jimtoer,
A PERFORMANCE EVALUATION OF COMMON ENCRYPTION TECHNIQUES WITH SECURE WATERMARK SYSTEM (SWS)
A PERFORMANCE EVALUATION OF COMMON ENCRYPTION TECHNIQUES WITH SECURE WATERMARK SYSTEM (SWS) Ashraf Odeh 1, Shadi R.Masadeh 2, Ahmad Azzazi 3 1 Computer Information Systems Department, Isra University,
Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students
Session: 2220 Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Adam S. El-Mansouri, Herbert L. Hess, Kevin M. Buck, Timothy Ewers Microelectronics
RAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World
Chapter 4 System Unit Components Discovering Computers 2012 Your Interactive Guide to the Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook
Introduction to Xilinx System Generator Part II. Evan Everett and Michael Wu ELEC 433 - Spring 2013
Introduction to Xilinx System Generator Part II Evan Everett and Michael Wu ELEC 433 - Spring 2013 Outline Introduction to FPGAs and Xilinx System Generator System Generator basics Fixed point data representation
Lecture N -1- PHYS 3330. Microcontrollers
Lecture N -1- PHYS 3330 Microcontrollers If you need more than a handful of logic gates to accomplish the task at hand, you likely should use a microcontroller instead of discrete logic gates 1. Microcontrollers
PNOZmulti Configurator V8.1.1
General 1000 PNOZmulti 1.1 1100 General 1- ][Allgemein Configurator V8.1.1 This document contains important information, which must be noted. This document also contains details of the changes made in
Vlsi Based Accident Information and Car Security System
Middle-East Journal of Scientific Research 20 (8): 1017-1022, 2014 ISSN 1990-9233 IDOSI Publications, 2014 DOI: 10.5829/idosi.mejsr.2014.20.08.114105 Vlsi Based Accident Information and Car Security System
Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
The following is a summary of the key features of the ARM Injector:
Intended Use The ARM Injector is an indispensable tool for engineers who work with JTAG enabled target systems based on an ARM processor core with Debug and EmbeddedICE capability. The ARM Injector provides
Chapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
Microtronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
FPGA-based Multithreading for In-Memory Hash Joins
FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded
Low-resolution Image Processing based on FPGA
Abstract Research Journal of Recent Sciences ISSN 2277-2502. Low-resolution Image Processing based on FPGA Mahshid Aghania Kiau, Islamic Azad university of Karaj, IRAN Available online at: www.isca.in,
System Generator for DSP
System Generator for DSP User Guide Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate
Polymorphic AES Encryption Implementation
Polymorphic AE Encryption Implementation Ricardo Chaves, Leonel ousa Instituto uperior Técnico / INEC-ID Portugal, Lisbon Email: ricardo.chaves@inesc-id.pt Georgi Kuzmanov, tamatis Vassiliadis Computer
Chapter 5 Busses, Ports and Connecting Peripherals
Chapter 5 Busses, Ports and Connecting Peripherals 1 The Bus bus - groups of wires on a circuit board that carry information (bits - on s and off s) between computer components on a circuit board or within
Qsys and IP Core Integration
Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect
Ahsay Online Backup. Whitepaper Data Security
Ahsay Online Backup Version 5.x Jun 2006 Table of Content 1 Introduction...3 2 Server Secure, Robust and Reliable...4 2.1 Secure 128-bit SSL communication...4 2.2 Backup data are securely encrypted...4
White Paper FPGA Performance Benchmarking Methodology
White Paper Introduction This paper presents a rigorous methodology for benchmarking the capabilities of an FPGA family. The goal of benchmarking is to compare the results for one FPGA family versus another
ELPBack Online Backup Whitepaper Data Security Version 5.5.x Jun 2008 Protecting Tomorrow with yesterday ELPBack Offsite Backup Whitepaper Data
ELPBack Online Backup Version 5.5.x Jun 2008 Protecting Tomorrow with yesterday ELPBack Offsite Backup Table of Content 1 Introduction...3 2 ELPBack Offsite Backup Server Secure, Robust and Reliable...4
Specification and Design of a Video Phone System
Specification and Design of a Video Phone System PROJECT REPORT G roup Members: -Diego Anzola -H anirizk Contents Introduction Functional Description - Spec. Components Controller Memory Management Feasibility
Discovering Computers 2011. Living in a Digital World
Discovering Computers 2011 Living in a Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips,
How To Design An Image Processing System On A Chip
RAPID PROTOTYPING PLATFORM FOR RECONFIGURABLE IMAGE PROCESSING B.Kovář 1, J. Kloub 1, J. Schier 1, A. Heřmánek 1, P. Zemčík 2, A. Herout 2 (1) Institute of Information Theory and Automation Academy of
Product Development Flow Including Model- Based Design and System-Level Functional Verification
Product Development Flow Including Model- Based Design and System-Level Functional Verification 2006 The MathWorks, Inc. Ascension Vizinho-Coutry, avizinho@mathworks.fr Agenda Introduction to Model-Based-Design
SDLC Controller. Documentation. Design File Formats. Verification
January 15, 2004 Product Specification 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-mail: info@cast-inc.com URL: www.cast-inc.com Features AllianceCORE
Cyber Security Practical considerations for implementing IEC 62351
1. Introduction Cyber Security Practical considerations for implementing IEC 62351 Frank Hohlbaum, Markus Braendle, Fernando Alvarez ABB frank.hohlbaum@ch.abb.com Switzerland Two trends are currently changing
ChipScope Pro 11.4 Software and Cores
ChipScope Pro 11.4 Software and Cores User Guide Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs
Today. Important From Last Time. Old Joke. Computer Security. Embedded Security. Trusted Computing Base
Important From Last Time A system is safety critical when its failure may result in injuries or deaths Verification and validation can dominate overall development effort Today Embedded system security
GETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8
GETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8 Robert G. Brown All Rights Reserved August 25, 2000 Alta Engineering 58 Cedar Lane New Hartford, CT 06057-2905 (860) 489-8003 www.alta-engineering.com
VLSI Based Vehicle Security and Accident Information System
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 3, Ver. I (May - Jun. 2015), PP 16-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org VLSI Based Vehicle Security and
Data Superhero Online Backup Whitepaper Data Security
Data Superhero Online Backup Whitepaper Data Security Cottage Computers Ltd. Page 1 of 5 (April 15, 2008) Table of Contents Contents 1. Data Superhero Offsite Backup Server Secure, Robust and Reliable...
Implementation of Full -Parallelism AES Encryption and Decryption
Implementation of Full -Parallelism AES Encryption and Decryption M.Anto Merline M.E-Commuication Systems, ECE Department K.Ramakrishnan College of Engineering-Samayapuram, Trichy. Abstract-Advanced Encryption
USB - FPGA MODULE (PRELIMINARY)
DLP-HS-FPGA LEAD-FREE USB - FPGA MODULE (PRELIMINARY) APPLICATIONS: - Rapid Prototyping - Educational Tool - Industrial / Process Control - Data Acquisition / Processing - Embedded Processor FEATURES:
Security & Chip Card ICs SLE 44R35S / Mifare
Security & Chip Card ICs SLE 44R35S / Mifare Intelligent 1 Kbyte EEPROM with Interface for Contactless Transmission, Security Logic and Anticollision according to the MIFARE -System Short Product Info
Cryptography and Network Security
Cryptography and Network Security Spring 2012 http://users.abo.fi/ipetre/crypto/ Lecture 3: Block ciphers and DES Ion Petre Department of IT, Åbo Akademi University January 17, 2012 1 Data Encryption Standard
REC FPGA Seminar IAP 1998. Seminar Format
REC FPGA Seminar IAP 1998 Session 1: Architecture, Economics, and Applications of the FPGA Robotics and Electronics Cooperative FPGA Seminar IAP 1998 1 Seminar Format Four 45 minute open sessions two on
Chapter 11 Security+ Guide to Network Security Fundamentals, Third Edition Basic Cryptography
Chapter 11 Security+ Guide to Network Security Fundamentals, Third Edition Basic Cryptography What Is Steganography? Steganography Process of hiding the existence of the data within another file Example:
CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography
CoProcessor Design for Crypto- Applications using Hyperelliptic Curve Cryptography 28. Februar 2008 Alexander Klimm, Oliver Sander, Jürgen Becker Institut für Technik der Informationsverarbeitung Sylvain
NORTHEASTERN UNIVERSITY Graduate School of Engineering
NORTHEASTERN UNIVERSITY Graduate School of Engineering Thesis Title: Enabling Communications Between an FPGA s Embedded Processor and its Reconfigurable Resources Author: Joshua Noseworthy Department: